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ABSTRACT

An abstract of the thesis of Lixin Zhou for the Master of Science in Electrical and Computer Engineering presented May 5, 1995.

Title: Testability Design and Testability Analysis of a Cube Calculus Machine

Cube Calculus is an algebraic model popular used to process and minimize Boolean
functions. Cube Calculus operations are widely used in logic optimization, logic synthesis, computer image processing and recognition, machine learning, and other newly
developing applications which require massive logic operations.
Cube calculus operations can be implemented on conventional general-purpose computers by using the appropriate "model" and software which manipulates this model.
The price that we pay for this software based approach is severe speed degradatjon
which has made the implementation of several high-level formal systems impractical.
A cube calculus machine which has a special data path designed to execute multiplevalued input, and multiple-valued output cube calculus operations is presented in this
thesis. This cube calculus machine can execute cube calculus operations 10-25 times
faster than the software approach.
For the purpose of ensuring the manufacturing testability of the cube calculus
machine, emphasize has been put on the testability design of the cube calculus machine.
Testability design and testability analysis of the iterative logic unit of the cube calculus
machine was accomplished. Testability design and testability analysis methods of the
cube calculus machine are weli discussed in this thesis. Full-scan testability design
method was used in the testability design and analysis. Using the single stuck-at fault
model, a 98.30% test coverage of the cube calculus machine was achieved. A Povel testability design and testability analysis approach is also presented in this thesis.
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CHAPTER I

INTRODUCTION

Cube calculus is an algebraic model popularly used to process and minimize Boolean
functions. Cube calculus operations are widely used in logic optimization, logic synthesis, computer image processing and recognition, machine learning, and other
recently developed applications which require massive logic operations.
There is recently an intensive and growing interest in logic synthesis, both in theory
and in the realization of practical design programs and systems of CAD tools. Many of
the efficient modem logic synthesis programs use cube calculus to represent and process Boolean functions. This representation is used in U. C. Berkeley programs, including the well-known Espresso and MIS II, in programs from IBM (Brayton, Fleitcher,
Roth), and many other.
Positional cube notation which is extended from cube calculus for a logic with multiple-valued inputs has been used for many two, three and many level Boolean minimizers, tautology and satisfiablity checkers, verifiers, programs for synthesis of mixed and
fixed generalized Reed-Muller forms, generation of prime implicants, minimal and disjoint implicant, spectral transforms, and many other. It is also useful in programs that
use other efficient representation of Boolean functions, namely, the Binary Decision
Diagrams.
Multiple-valued Cube Calculus (MVCC) is one of the most general internal representations of data in propositional logic, logic synthesis, logic design, logic programming,
logic simulation and sequential evaluation of combinational logic, data-bases, and several areas of Artificial Intelligence (AI) and problem-solving. In logic design, it is pri-

2

marily used for the minimization of PLAs that have decoders on the inputs,
minimization of multiple-output binary functions and state assignment of FSMs. A programmable Logic Array (PLA) with r-bit decoders directly realizes a sum-of-product
expression of 2r -valued input, two-valued output function.
Generalized Multiple-valued Cube Calculus (GMVCC), an extension of MVCC, is
even more powerful than MVCC because it can represent multiple-valued input, multiple-valued output logic, multiple-output relations, predicates and other data. This
means that it can be used for real-time AI applications, image processing, fuzzy logic
and logic programming.
Cube calculus operations can be implemented on conventional arithmetic computers
by using the appropriate "model" and software which manipulates this model.
In the architectures of conventional computers, the control is usually located in the
program that is stored in RAM. This results in a considerable control overhead, since
the instructions have to be fetched from RAM. If an algorithm contains loops, the same
instructions have to be fetched many times. This makes the memory interface the bottleneck of these architectures, especially when the memory bus is not as fast as the
internal processor bus.
The Arithmetic Logic Unit (ALU) in conventional computer architectures can only
compute arithmetic and simple logic functions such as AND, OR, addition and shifting.
With this set of basic functions, it is possible to perform many, more complicated operations and thus realize a general purpose computer. For many applications, however,
this method results in slow and highly inefficient operation. For instance, to calculate
the consensus of two cubes, the ALU must execute a long series of shifts and ANDs.
Cube calculus operations implemented in this software approach suffer a severe
speed degradation. This makes the implementation of several high-level formal systems impractical.
The slow processing speed of the cube calculus operations is a bottleneck for the realtime applications of many state-of-the-art logic synthesis and logic verification programs.
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There are two approaches that can be used to improve the processing speed of cube
calculus operations. One is to design special hardware which implements the specific

operations required by the cube calculus operations. Examples of this methods are
math, DSP, and image processing co-processors. The other is to execute operations in
parallel on multiple processors.
The first machine which realized a small subset of cube calculus operations in hardware was the Boolean Analyser (BA) of Antonin Svoboda [28] [29] which was used
mainly to generate prime implicants, solve set covering problems, and Boolean equations. In 1985 a paper [26] describes a PAL-based coprocessor for checking logical tautology in order to speed-up two-level Boolean minimizers like MINI. In the same year,
a paper [ 16] introduces a machine that is able to perform many operations used in logic
synthesis and is optimized particularly for the minimization of satisfiablity formulas.
Ulug [30] [32] [34] proposed an extended cube calculus machine for resolution-based
theorem-proving with applications in real time AI and data-bases.
A cube calculus machine which has a special data path designed to execute
GMVCC operations is presented in this thesis. This cube calculus machine can execute
cube calculus operations 10-40 times faster than the software approach [3].
Most of the commonly used cube calculus operations have been implemented on our
cube calculus machine. They are: supercube, intersection, prime, crosslink, sharp, disjoint sharp, symmetric consensus, and asymmetric consensus.
The CCM architecture is based on an observation that many cube calculus operations
can be described in a general format of equation. In this general format, the literals of
the operand cubes are divided into three types of literals, according to the relation of
the literals of the operand cubes. This relation is typical of certain cube calculus operations. As the resultant cubes are created, the literals of the operand cubes go through a
sequence of literal types. In this process, the borders between the different literals types
propagate through all the literals. The value of a literal in the resultant cube not only
depends on the corresponding literals in the operand cubes, but also on the current type
of these literals.
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This general format of equation is implemented in the Iterative Logic Unit (ILU) of
the CCM architecture. The ILU consists of an array of Iterative Cells (IT). Each IT can
calculate 2 bits of the resultant cube. An IT contains a state machine to keep track of
the current type of literal that is being processed. The value of the resultant literal is not
only calculated from the operand literals, but also from the current internal state of the
state machine. A considerable part of the control of the CCM is implemented in its data
path, which is the ILU. Once the ILU has received a cube calculus operation, the only
control that it need from the Control Unit (CU) of the CCM is the clock signals for the
output of the resultant cubes.
In CCM architecture, most of the control is implemented in the data path. Once an
instruction is loaded into the CCM, the host computer only needs to write the operand
cubes to the CCM and read the resultant cubes from the CCM.
The CCM processor is optimized to execute cube calculus operations effectively. It
can generate one resultant cube of a cube calculus operation in one clock cycle. No
empty cubes are generated, which means that the output of resultant cubes doesn't have
any irregularities.
One version of the cube calculus machine has been implemented by David Foote on
Xilinx FPGAs. Results has shown that cube calculus operations executed on the FPGA
cube calculus machine are 10-25 times faster than cube calculus operations executed
by using software approach on conventional computer [3]. The larger the input cubes,
the more speed gain can be obtained by using cube calculus machine. Application Specific Integrated Circuits (AS I Cs) usually have better timing performance than FPGAs.
We can expect faster processing speed of cube calculus operation using ASIC cube calculus machine.
The running speed of many software applications which requires massive cube calculus operations can be significantly increased by using cube calculus machine as a cube
calculus hardware accelerator. Examples of these software applications are logic synthesis programs, logic verification programs, image processing programs, machine
learning programs, and much more.
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The first version of the cube calculus machine was introduced by Luis S. Kida and
Dr. Marek Perkowski as a general purpose logic computer.
The author was actively involved in the developing of the second version of the cube
calculus machine. The author has participated in the design and simulation of this version as a member of a group in Dr. Marek Perkowski's Computer Architecture for
Robotics. The personal contributions of the author included improvement of the ILU
equations and the special testing circuit for testing the functionality of a FPGA cube
calculus machine was developed by the author.
It is our intention to manufacture the cube calculus machine as ASICs in the future.
Due to the complexity of the manufacturing process not all die on a wafer correctly
operate. Small imperfections in starting material, processing steps, or in photomasking
may result in bridged connections or missing features. These manufacturing defects
could cause the functional failure of a chip. Steps must be taken to ensure manufactured chips are testable in order to filter chips with manufacturing defects. This need
leads to the effect of testability design and testability analysis of our cube calculus
machine.
The design and analysis of a highly testable cube calculus machine is presented in
this thesis.
Chapter II and III serves as introduction of design-for-test. Chapter 2 gives and overview of the basic test theory. Chapter 3 introduces the concept of design-for-test with
emphasize on scan design techniques which was used in the testability design of the
ILU. They should be helpful to other students involved in the future development of the
cube calculus machine, especially the testability design and analysis of the control unit
of the cube calculus machine.
Chapter IV presents an overview of cube calculus and cube calculus operations.
Detailed functional and structural description of the ILU is also given in this chapter.
Chapter V shows the steps and the methods of the testability design and analysis on
the ILU. A novel testability design and testability analysis approach is proposed here.
A brief introduction of FastScan which is the ATPG tool used to help the testability
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analysis is also given in chapter.
Chapter VI gives a conclusion of the tasks that were accomplished in this thesis and a
list of future work that lead to a successful ASIC cube calculus machine.

CHAPTER II

BASIC TEST THEORY

2.1 The Need for Testing
While most problems in VLSI design have been reduced to algorithms in readily
available software, the responsibilities for the various levels of testing and testing
methodology can be a significant burden on the designer.
When a chip is fabricated, it is tested. Chips that pass the testing process are then
sold. A certain percentage of these parts will fail. Chips that fail the testing process are
rejected. However, some faulty devices may pass through the testing process due to
poor quality or incomplete tests. The number of defective parts sold as "good" is
known as the defect level (DL). The defect level is usually measured in defective parts
per million (DPM).
Test coverage is a measure of the number of faults detected by the testing process
divided by the total number of faults possible in the device. Test coverage of 100%
means that all the possible faults are detected by the test. Test coverage near 100% procedures a defect level near 0. Low test coverage procedures a higher defect level. Thus

it is very important to have high test coverage.
Having a low number of defective parts per million is crucial. Shipping a product
with high DPM can prove very costly to the company. This is the motivation for creating test sets with high test coverage.
Different types of testing occur at various stages in product development The cost of
finding mistakes grows exponentially during the product development phases.
Analysis of the design specification prior to the actual design process is the least
expensive time to find problems with the design. At this point, the specification can
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easily be changed.
During the design phase, a design model is created and analyzed for proper functionality. If mistakes are found, the design model is modified. At this point, it is getting
somewhat more costly to find mistakes. Design modification and analysis continues
until no more mistakes in functionality are found. Once the design is proven functionally correct, it is manufactured.
After the design is manufactured, the physical device is tested. Mistakes found at this
point can be relatively costly. Chips cannot be repaired, so rejected parts must be disposed of and therefore generate no revenue for the company.
Problems discovered in the field are the costliest of all. This indicates that a part considered "good" is actually faulty. This situation indicates poor quality testing and can
prove extremely costly. The cost of defective parts in critical devices can often be
immeasurable.
Tests may fall into two main categories. The first set of tests verifies that the chip performs its intended function; that is, that it performs a digital filtering function, acts as a
microprocessor, or a communicates using a particular protocol. In other words, these
tests assert that all the gates in the chip, acting in concert, achieve a desired function.
These tests are usually used early in the design cycle to verify the functionality of the
circuit. These will be called functionality tests in this thesis. They may be lumped into
the verification activity. The second set of tests verifies that every gate and register in
the chip functions correctly. These tests are used after the chip is manufactured to verify that the silicon is intact. They will be called manufacturing tests in this thesis. In
some cases these two sets of tests may be one and the same, although the natural flow
of design usually has a designer considering function before manufacturing concerns.
It is interesting to note that of most first-time failures of silicon, it is the functionality

of the design that is to blame which means that the chip does exactly what the simulator
said it would, but for some reason (almost always a human error) that function is not
what the rest of the system expects.
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2.2 Functionality Tests
Functionality tests are usually the first test a a designer might construct as part of the
design process. Does this adder add? Does this counter count? Does this state machine
yield the right outputs at the right clock cycles?
For most systems, functionality tests involve proving that the circuit is functionally
equivalent to some specification. That specification might be a verbal description, a
plain-language textual specification, a description in some high-level computer language such as C, Pascal or in a hardware description language such as VHDL, or Verilog, or simply a table of inputs and the required outputs. Functional equivalence
involves running a simulator at some level on the two descriptions of the chip (say, one
at the gate level and one at a functional level) and ensuring for all inputs applied that
the outputs are equivalent at some convenient check points in time. The most detailed
check might be on a cycle-by-cycle basis.
Functional equivalence may be carried out at various levels of the design hierarchy. If
the description is in a behavioral language (such as the last two categories mentioned),
the behavior at a system level may be verifiable. For instance, in the case of a microprocessor, the operating system might be booted and key programs might be run for the
behavioral description. However, this might be impractical for a gate-level model and
extremely impractical for a transistor-level model because of the long simulation times.
The way out of this is to use the hierarchy inherent within a system to verify chips and
modules within chips. That, combined with well-defined modular interfaces, goes a
long way in increasing the likelihood that a system composed of many VLSI chips will
be first-time functional. At the lowest levels of the hierarchy, timing tests must be run
to validate that a particular function is achieved at a given clock rate.
There is no good theory on how to ensure that good functional tests be written. The
best way is to simulate the chip or system as closely as possible to the way that it will
be used in the real world. Often this is impractical due to slow simulation times and
very long verification sequences. One approach is to move up the simulation hierarchy

.
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as modules become verified at lower levels. For instance, the gate-level adder and register modules in a video filter might be replaced by functional models and then the filter
itself might be replaced by a function model. At each level, small tests are written to
verify the equivalence between the new higher-level functional model and the lowerlevel gate or functional level. At top level, the filter functional-model may be surrounded with a software environment that models the real world that uses the filter.
Finally, if enough time is available, all or part of the functional test may be applied to
the gate level and even the transistor level, if transistor primitives have been used. One
approach that is becoming more popular and feasible is to model chips as collections of
reprogrammable gate arrays. Commercial hardware is available to aid this activity.

2.3 Manufacturing Defects and Tests
Due to the complexity of the manufacturing process not all die on a wafer correctly
operate. Small imperfections in starting material, processing steps, or in photomasking
may result in bridged connections or missing features.
Whereas functionality tests seek to verify the function of a chip as a whole, manufacturing tests are used to verify that every gate operates as expected. The need to do this
arises from a number of manufacturing defects during chip fabrication or during accelerated life testing (where the chip is stressed by over-voltage and over-temperature
operation). Typical defects include:
•

layer-to-layer shorts (i.e., metal to metal).

•

discontinued wires (i.e., metal thins when crossing vertical topology jumps).

•

thin-oxide shorts to substrate or well.
These in tum lead to particular circuit defects, including:

•

nodes shorted to power or ground.

•

nodes shorted to each other.

•

inputs floating/outputs disconnected.
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Tests are required to verify that each gate and register is operational and has not been
compromised by a manufacturing defect. Tests are normally carried out at the wafer
level to cull out bad die, and then on the package's parts. The length of the tests at the
wafer level might be shortened to reduce test time based on the experience with the test
sequence.
Apart from the verification of internal gates, 1/0 integrity is also tested through completing the following tests:
•

1/0-level test (i.e., checking the noise margin for TTL, ECL, or CMOS 1/0 pads).

•

at-speed test.

•

IDDQ test (VDD supply current Quiescent).
The last of these tests checks the leakage if the circuit is composed of complementary

logic. Any value markedly above the expected value for a given wafer normally indicates an internal shorting failure (or very bad leakage).
In general, manufacturing test generation assumes that the circuit/chip functions correctly, and ways of exercising all gate inputs and of monitoring all gate outputs are
required.
To illustrate the difference between a functional test and a manufacturing test, consider the testing of a microprocessor at a functional level, which might be the first concern of the designer. To test any instruction, a sequence of instructions that use that
instruction might be used (i.e., does the ADD instruction add?). While this might prove
that the control logic that yields that instruction is intact, it does not, for instance, prove
that the instruction works for all the possible addresses and data. At this level of test it
is assumed that the adders, muxes, gates, and registers in the microprocessor's data
path operate correctly.
Tests that exercise all bits in the data path have to be written to verify the chip at the
manufacturing level. These tests might include a test to check that registers can store a
1 and a 0 and a test that exercises each bit in any adder and ensures that the carry chain
is not broken (i.e., does the adder add for all inputs?). The inputs have to be chosen
carefully to check for all possible manufacturing defects. The manufacturing tests may
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be the only tests applied to a microprocessor prior to its being placed in a socket and
booted.

2.4 Fault Models
In order to abstract the behavior of the manufacturing defects at the logical gate level,

the fault model is used to cover the underlying physical effects.
Different test types target different types of models. The most common fault model
types include stuck-at, IDDQ, and transition. These fault models are all based on gatelevel netlist. They model the effects of opens and shorts of the metal layers of the actual
chip on the netlist.

Single Stuck-At Fault Model
The single stuck-at fault model is the most common fault model used in fault simulation. Years of research has proven it is effective in finding many common defect types
and it has become an industry standard.
The stuck-at fault model models behavior that occurs if the terminals of a gate are
stuck at either high (stuck-at-1) or low (stuck-at-0) voltage levels. Most physical
defects that occur exhibit behavior that makes a node appear to be stuck at power or
ground.
Note that a single stuck-at fault does not simply model a fault to power or ground.
Instead, it models the change in the function of the cell with a failure, which is the same
as if one of its terminals is always stuck at logic 1 or 0.
To detect a stuck-at fault, a test pattern need to be applied to the primary inputs of a
circuit and measure the difference (between the good and faulty circuit) at the primary
outputs.
Figure 1 shows a stuck-at fault example. In this example, if input a on the primitive
NAND gate is stuck-at 1, a 0 applied to the input can not change a to 0.
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Figure 1: Single stuck-at fault example

To detect this stuck-at 1 fault at pin a, first control the fault by forcing the fault site to
its unfaulty state (a=O). Then observe the fault by propagating it through the NAND
gate to the observe point, c. The sensitizing value for a NAND gate is 1, so set b=l to
observe the fault effect. If c remains 0, the fault is detected. Thus, a=O and b=J is a set
of test vector to detect a stuck-at 1.

IDDO Testing and the Pseudo Stuck-At Fault Model
IDDQ testing ( VDD supply current Quiescent) is becoming increasingly more important in the test field. There are a number of different physical defects which cannot be
detected by the traditional stuck-at model. If we can measure the current of a device,
we can detect a number of these faults. IDDQ testing can detect manufacturing defects
that the traditional stuck-at fault model cannot, such as CMOS transistor shorts. Thus,
combining stuck-at fault testing with IDDQ testing can greatly improve test coverage
of a design.
As the name suggests, IDDQ testing measures design current, and rejects a part if the
measured current is over a threshold current level. Because it is costly and impractical
to monitor current for every test vector in the set, a small, efficient set of test patterns
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can typically be selected or generated for IDDQ testing to supplement the stuck-at set.
Using IDDQ testing, there may be situations where high current occurs legally. Also,
we only get a handful of current measures (depending on the vendor) for IDDQ testing.
Despite the few current measures, we can often get high test coverage with this type of
testing.
IDDQ testing can be used with various types of fault models. However, the pseudo
stuck-at model is the only one discussed here. The intent of the pseudo stuck-at model
is to detect internal transistor shorts, as well as "hard" stuck-ats. It is based on the principle that current flows when two nodes are connected and driven to different values.
Unlike stuck-at faults which require fault effects to be propagated to the circuit outputs
for detection, pseudo stuck-at faults make a current observation at the cell output where
the current can be directly monitored through VDD supply current.

Transition Fault Model
Transition faults model large circuit delays, which are the result of slow transistor
transitions. The transition fault model is a little more sophisticated than the stuck-at
fault model. The transition fault model behaves as a stuck-at fault, for a certain period
of time. The slow-to-rise transition fault models a pin that is defective because it is
slow to rise from a 0 to a 1. The slow-to-fall transition fault models a pin that is slow to
change from a 1toa0.
Because a transition fault models a pin that appears defective (as a stuck-at) for some
length of time, it requires two test vectors for detection. The first vector is the initialization vector. It places the initial transition value at the fault site. The second vector is the
transition vector. It is identical to the vector that would detect the associated stuck-at
fault. It places the final transition value at the fault site.
Because of pattern dependency (two sets of test patterns are needed to detect a transition fault), transition fault coverage typically does not exceed 70%. Thus, this type of
testing should be combined with stuck-at or other types of testing to achieve higher
coverage.
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In the manufacturing environment, use of these vectors on test equipment requires
proper user-supplied timing. The timing of strobes can be difficult to set up. If the timing is set wrong, the transition fault patterns still detect the stuck-at faults.

2.5 Observability and Controllability
The observability of a particular internal circuit node is the degree to which one can
observe that node at the outputs of an integrated circuit (i.e., the pins). This measure is
of importance when a designer desires to measure the output of a gate within a larger
circuit to check that it operates correctly. Given a limited number of nodes that may be
directly observed, it is the aim of well-designed chips to have easily observed gate outputs, and the adoption of some basic test design techniques can aid tremendously in this
respect. Ideally, one should be able to observe directly or with moderate indirection
(i.e., one may have to wait a few cycles) every gate output within an integrated circuit.
While at one time this aim was hindered by limited gate count processes and a lack of
design methodology, current design practices and processes allow one to approach this
ideal.
The controllability of an internal circuit node within a chip is a measure of the ease of
setting the node to a 0 or 1 state. This measure is of importance when assessing the
degree of difficulty of testing a particular signal within a circuit. An easily controllable
node would be directly settable via an input pad. A node with little controllability
might require many hundreds or thousands of cycles to get it to the right state. Often
one finds it impossible to generate a test sequence to set a number of poor controllable
nodes into the right state. It should be the aim of a well-designed circuit to have all
nodes easily controllable. In common with observability, the adoption of some simple
design for test techniques can aid tremendously in this respect.
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2.6 Fault Coverage
A measure of goodness of a test program is the amount of fault coverage it achieves;
that is, for the vectors applied, what percentage of the chip's internal nodes were
checked. Conceptually, the way in which the fault coverage is calculated is as follows.
Each circuit node is taken in sequence and held to 0 (stuck-at-0), and the circuit is simulated, comparing the chip outputs with a known "good machine" -- a circuit with no
nodes artificially set to 0 (or 1). When a discrepancy is detected between the "faulty
machine" and the good machine, the fault is marked as detected, and the simulation is
stopped. This is repeated for setting the node to 1 (stuck-at-1). In turn, every node is
stuck at 1 and 0, sequentially. The total number of nodes that, when set to 0 or 1, do
result in the detection of the fault, divided by the total number of nodes in the circuit, is
called the percentagefault coverage.
The above method of fault analysis is called sequential fault grading. While this
might be practical for small circuits, or by using hardware simulation accelerators on
medium circuits, the time to complete the fault grading may be very long. On average
KN cycles need to be simulated, where K is the number of nodes in the circuit and N is

the length of the test sequence, assuming that, on an average, N/2 cycles are needed to
detect each fault.
To overcome these long simulation times many ingenious techniques have been
invented to deal with fault simulation.

2.7 Automatic Test Pattern Generation (ATPG)
Historically in the IC industry, designers designed circuits, layout drafts-people completed the layout, and the test engineer wrote the tests. In many ways, the test engineers
were reverse-engineering the circuits to create tests that would test the circuits in an
adequate manner.

17

Manual generation of test vectors is a serious bottleneck for time-to-market, due to:
•

Increasing gate count in a design.

•

Ratio of I/0 pins to gates decreasing makes the nodes in a circuit harder to control
and observe.

•

Increasing demand for product quality, which increases test coverage requirements.
Top-down design creates a test crisis. Designer has little knowledge of gate structure

because of using synthesis tools. Manual generation of test vectors becomes infeasible.
To deal with this burden, methods for automatically generating tests have been
invented. This is known as Automatic Test Pattern Generation.
Most ATPG approaches have been based on simulation. A five-valued logic [12]
form is commonly used to implement test generation algorithms. This consists of the
states 1, 0, D, D, and X. 0 and 1 represent logical zero and logical one respectively. X
represents the unknown or DON'T-CARE state. D represents a logic 1 in a good
machine and a logic 0 in a faulty machine while D represents a logic 0 in a good
machine and a logic 1 in a faulty machine.
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Figure 2: The D algorithm -- sensitization step
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We can examine the use of these five-valued logic by considering the circuit shown in
Figure 2 where an stuck-at-0 fault is to be detected at node h. Thus node h would have
value D. There are two objectives. The first is to propagate the D on node h to one or
more primary output. A primary output is a directly observable signal, such as a pad or,
as we will see later, a scan output. This path to the primary output is called the sensitized path. The second object is to set node h to state D via a pad or some other means.
The gate driving node his the Gate Under Test (GUT). From node h we backtrack to
the primary outputs (a, b, c, d, e) to find the necessary input vector required to set node

h to a J. Because the gate driving node h is an AND gate from the above definition (a D
is a 1 in a good machine), both inputs (f, g) have to be set to 1 to set h to 1. Proceeding
further toward the inputs, to assert node fas a J, both nodes a and b have to be set to a

1. Because node g is driven by an OR gate, either node c or node d need to be set to a 1
to assert nodeg. Thus a vector {a,b,c,d} of {l,J,1,0) or {l,1,0,1) is required to control
node h. To observe that node g has been set to a D, input node e has to be set to a J.
Thus the resultant test vector is {a,b,c,d,e}

= {1,1,0,l ,J} or {1,1,1,0,J ). If we are check-

ing for an stuck-at-I fault at node h, we must be able to set it to a 0. By a similar reasoning. for the stuck-at-0 case the test vector would be {a,b,c,d,e}

= {0,1,X,X,l} or

{l,O,X,X,l} or {0,0,X,X,J} or {l,1,0,0,l}. Similarly, for other nodes a summary of the

vector is as in Table 1.

Table 1: Node-vector Summary of D Algorithm (Figure2)
NODE

TEST

h

S-A-0

{l,l,O,l,l),{l,l,l,0,1)

h

S-A-1

{0,1 ,X,X,l},{l ,O,X,X,l},{0,0,X,X,J},{1,1 ,0,0,1)

f

S-A-0

{l,l,O,l,l},{l,1,1,0,l}

f

S-A-1

{0,0,0,J ,l ,},{0,0,1,0,1)

g

S-A-0

{J,l,O,J,l},{l,l,10,J},{J,l,l,l,l}

g

S-A-1

{ J ,1,0,0,1}

VECTOR {a,b,c,d,e}
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The next step is to collapse the vectors into the least set that covers all nodes. A possible set is {1,l,0,1,1), {0,0,1,0,1), {l,1,0,0,l}.
The reason for using a five-valued logic is shown in Figure 3. Here an additional
AND gate and INVERT gate have been added to the circuit. We can see that a fault at
node his essentially unobservable. When an stuck-at-0 fault is to be detected at node h,
node h would have value D. When input e is set to a 1, this fault effect can be observed
at node i. Thus node i has value D. At the same time, the fault effect on node h has been
propagated through the inverter. Node k has value D. For the last AND gate, since one
of its inputs has value D and the other has value D , the output of this AND gate, node
j, will always be 0. This means the effect of the stuck-at-0 fault at node h can not be

propagated to the observe point of this circuit. This fault is unobservable. Same reasoning can be done for stuck-at-1 fault at node h. The stuck-at-1 fault at node his also
unobservable. This circuit suffers from what is called the reconvergent fan-out.

Dk
1
1

1

D

0

1
0
1

Figure 3: Reconvergent fan-out with D algorithm

The circuit in Figure 4 shows an example of test pattern generation with backtracking.
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Figure 4: Test pattern generation with backtracking

The steps to find a test vector for y i stuck-at 0 are:
1. Set y i to i .
2. Justify step 1 by setting xi =0.
3. Carry forward by implication of xi =0 that y2=i.
4. Propagate value on y i to y2-- Does not work!
5. Backtrack to step 3 and undo it.
6. Backtrack to step 2 and setx2=0.
7. Propagate yi forward by setting xi= i.
We have control over how many decisions (back-tracking attempts) the test generation tool is allowed to make in its processing. When the process must back-track, it is
essentially aborting its current attempt. Thus, the number of back-tracking attempts
allowed is called the abort limit.
The usual basis for manual generation of tests by test engineers and by many current
automatic test pattern generation programs is the D-algorithm (DALO). PODEM[21]
and PODEM-X[22] are improved algorithms that are more efficient than the original
DALG[lO]. Another ATPG algorithm is called FAN[9], and an improved efficiency
algorithm dealing with tristate drivers, called ZALG, has been developed. Other works
have concentrated on dealing at a module level rather than at a gate level. In principle,
these algorithms start by propagating the D value on an internal node to a primary output. This is called the D-propagation phase. The selection of which gates to pass
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through to the output is guided by a value of the observability index assigned to each
gate. At any particular gate input, the gate with the highest observability value is
selected. Once the D value is observable at a primary output, the next step is to determine the primary input values that are required to enable the fault to be observed and
tested. This proceeds by backtracking from the faulted signal through the sensitized
path and toward the primary inputs. The selection of which path to proceed along
toward the inputs is aided by controllability indices assigned to nodes. This is known as
backtrace step.
Controllabilities and observabilities can be assigned statically (that is, without regard
to the logic state of the network) or dynamically (that is, according to the current state
of the network). The SCOAP[ 14] algorithm is one method of assigning controllabilities
and observabilities.
More recently, some authors have proposed the use of massively parallel computing
methods for ATPG[27]. Methods have also been developed that model faults as
changes to a Boolean network. Equivalence checking is used to prove that the two networks are not equivalent. These methods, when combined with random-fault generation and fault simulation, have demonstrate a great deal of success.

2.8 Fault Grading and Fault Simulation

Fault grading consists of two steps. First the node to be faulted is selected. Normally
global nodes such as reset lines and clock lines are excluded because faulting them can
lead to unnecessary simulation. A simulation is run with no faults inserted, and the
results of this simulation are saved. Following this process, in principle, each node or
line to be faulted is set to 0 and then to 1 and the test vector set is applied. If, and when,
a discrepancy is detected between the faulted circuit response and the good circuit
response, the fault is said to be detected and the simulation is stopped, and the process
is repeated for the next node to be faulted. This process is illustrated in Figure 5.
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Compare Response

repeat for next stimulus

fau It detected

Figure 5: Fault detection process

If the number of the nodes to be faulted is K, and the number of test vectors is N, the

number of simulation cycles, S, is approximately given by
S

N
= 22K+N
= K(N+

1) zKN

This serial fault simulation process is therefore running K sets of the test vector set.
With a small vector set, simple circuit, or very fast simulator, this approach is feasible.
However, for large test sets and circuits, it is highly impractical.
To deal with this problem a number of ideas have been developed to increase the
speed of fault simulation. Concurrent simulation is one of the ideas.
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2.9 Fault Sampling
Another approach to fault analysis is known as fa ult sampling. This is used in circuits
where it is impossible to fault every node in the circuit. Nodes are randomly selected
and faulted. The resulting fault-detection rate may be statistically inferred from the
number of faults that are detected in the fault set and the size of the set. As with all
probabilistic methods it is important that the randomly selected faults be unbiased.
Although this approach does not yield a specific level of fault coverage, it will determine whether the fault coverage exceeds a desired level. The level of confidence may
be increased by increasing the number of samples.

2.10 Fault Classifications
Actual generation of the test set is a small part of the design-for-test process. What a
designer is doing up to that point is determining if the design is testable. Thus, test generation is also a process of determining, or debugging, the testability of the design. Part
of this process is understanding the types of faults that can and cannot be detected.
Automatic test pattern generation divides faults into various hierarchical categories.
These categories are based on how faults were detected or why they could not be
detected. The two main categories of faults are untestable and testable. Figure 6 gives a
graph of faults classifications.
At the start of the process, all faults start out as undetected. During ATPG, each fault
gets assigned to one of the other categories.
Faults that can not be proven untestable are considered testable faults. Testable faults
include detected, possible-detected, ATPG untestable, and undetected.
Untestable faults are faults for which no pattern exists to detect them. Untestable
faults can not cause any functional failures, and they are therefore excluded when cal-

culating test coverage. Untestable faults include unused, tied, blocked, and redundant
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faults.

possible detected

ATPG untestable
undetected

unused

tied

blocked

redundant
Figure 6: Faults classifications

The understanding of the fault classification is essential to improve the testability of a
design. Detailed discussion of these fault classes are given in section 5.3.3.
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2.11 Testability Measures
Testability is a design attribute that measures the ability to create a program that comprehensibly tests the quality of a manufactured device. It is a combination of a design's
controllability and observability.
The aim of ATPG is to produce test pattern sets that are highly effective for fault
detection. The standard measures of this effectiveness include test coverage, fault coverage, and ATPG effectiveness. While each of these measures the quality of the test
set, the calculations for each differ slightly.
Test coverage is typically of the highest concern. This is the number that gives the
most realistic assessment of the testability of the design. Test coverage measures the
percentage of all testable faults that are tested by the test pattern set.
Fault coverage consists of the percentage of all faults that are tested by the test pattern set as well. However, fault coverage treats untestable faults the same as undetected faults. A fault simulator can give this number. If the test coverage and fault
coverage vary significantly, there might be a lot of design redundancy or tied logic
(nodes in a design are tied to a specific logic value, such as ground or Vcc), or there
might be a problem with the netlist.
ATPG effectiveness measures the ability of the ATPG tool to either create a test for a
fault or prove that a test cannot be created for a fault. A large difference between test
coverage and ATPG effectiveness should be a cause for concern, and could reflect
things such as a high number of possible-detected faults, or constraint values on the
inputs of a circuit that are hindering ATPG tool's ability to detect faults.
Formulas for test coverage and fault coverage are given as follows:
test coverage= [DT +(PD* posdet credit)] I TE,
fault coverage= [DT + (PD

* posdet

credit)] I FULL

where DT is the number of detected faults, PD is the number of possible detected
faults, posdet_credit is the value that specifies how much weight should be given to
possible detected faults when making calculations, TE is the number of total testable
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faults which is the sum of detected, possible detected, ATPG untestable, and undetected
faults, Full is the number of all faults which is the sum of testable and untestable faults.
The formula for ATPG effectiveness is not given here, since there is no standard formula to calculate it, different ATPG tools use different formulas.
These formulas were used in verifying the testability of our cube calculus machine.

CHAPTER Ill

DESIGN STRATEGIES FOR TEST

Basic test theory is introduced in last chapter. Special design techniques can be used
to improve the testability of a design. Testability design strategies, especially, scan
design strategy which was used in the testability design of our cube calculus machine
are presented in this chapter.

3.1 Design for Testability
Traditionally, design and test have been separate processes. And traditionally, the test
process has been primarily performed at the end of the design cycle. Test is becoming
increasingly costly as the technology gets more advanced. Thus, the testing performed
in the traditional manner, at the end of the design cycle, is becoming increasingly more
difficult.
However, to ensure that a design is highly testable, designers can employ special
techniques at various points in the design phase to improve the testability. This merging
of design and test processes to achieve designs with high testability is called designfor-test (DFf).
Design created using DFf techniques have lower testing and test development costs,
improved product quality and reliability, and a reduced time to market. Cost, quality,
and time to market are the basic constraints of any design project. DFT techniques benefit the design process in the following areas.
In general, as the technology gets more and more advanced, more circuitry can be
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placed onto a smaller area. However, while gate count is increasing -- seemingly without limit -- the number of input and output pins is still tightly constrained. This leads to
a decrease in the ratio of 1/0 pins to gates, which makes getting at these gates for testing purposes a more and more difficult endeavor. And more gates per chip generally
means a greater likelihood of device failure.
Also, the widely adopted top-down design methodologies create a testing nightmare.
By using the high-level hardware description language, and synthesizing, the designer
can lose familiarity with his own design. This can make manual test pattern generation
impractical.
Efficient testing is critical to the success of a product. It has been shown that the cost
of finding defective circuits increases 10 times for each level of assembly. Therefore,
the earlier in the process the defects are caught, the less expensive they are to fix. In
order to solve this testing crisis, the designer or test engineer must utilize DFT techniques throughout the development process. These DFT techniques include adding special circuitry into a design to aid testability, checking the design to ensure that it is free
from design rule violations -- before it gets to the ASIC vendor, and quickly and automatically generating an efficient set of test patterns to test the manufactured device.
Thus, enhanced design testability implemented early in the design process, can generate predictable test results and can greatly reduce test development time and cost.
Catching rule violations up front in the design process reduces the costly iterations with
the ASIC vendor. And an efficient set of test patterns both reduces costs of testing the
finished device and can help pinpoint problems in the manufacturing of the device.
These are the benefits we can expect to achieve by employing DFT strategies in the
design process.
There are two main approaches to DFT: ad-hoc and structured.
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3.2 Ad-Hoc Test Techniques
Ad-hoc test techniques, as their name suggests, are collections of ideas aimed at
reducing the combinational explosion of testing. They use design practices to enhance
a design's testability without making major changes to the design style. Common adhoc techniques include:
•

partitioning large sequential circuits.

•

adding test points (control and observation points).

•

providing for easy state reset.

•

reducing redundant logic.

•

reducing asynchronous logic.

•

isolating clocks from the logic.
In general, ad-hoc testing techniques represent a bag of tricks developed over the

years by designers to avoid the overhead of a systematic approach to testing, which will
be described in the next section. While these general approaches are still valid, process
densities and chip complexities necessitate a structured approach to testing.

3.3 Scan Based Test Techniques
Structured DFT implies a more systematic and automatic approach to greatly
enhance the design testability. The goal of structured DFf is to increase the controllability and observability of a circuit. There are various methods for accomplishing this.
The most common are the scan design techniques, which change the internal sequential
circuitry of the design.
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3.3.1 Scan Design
Test generation for combinational designs can process 1OOK gates per hour. Test generation for sequential designs can take much longer. The test generation for sequential
designs must go forward and backward in time when it remakes decisions, thus adding
another level of complexity to the task.
Scan design, in this case the internal scan, is a structured design-for-test technique
that increases the controllability and observability (that is, the testability) of a design.
Scan design architectures consist of the serial connection of a design's storage elements
into a scan register. The process for inserting scan circuitry replaces sequential elements with scannable sequential elements (scan cells) and then stitches them into a
scan register (scan chain). The scan chain is the mechanism for shifting data in and out
of the design through the primary inputs and outputs, that is controlled by a scan mode
pin. Scan design greatly increases the amount of control points and makes the design
appear combinational during test, which makes the problem of test generation simpler.
The main problem with testing a sequential device is that it cannot easily be put into a
known state. By shifting a test pattern into the design registers, this initializes or controls the design to a known state. By operating the circuit with this known data and capturing the output, this allows the results to be observed. Thus, the scan circuitry
eliminates the problem of testing a sequential device--in effect, making the device look
combinational during test.
Figure 7 shows abstractly the sequential devices in a design being stitched together
into a chain, and being accessed by a primary input and primary output of the design.
Figure 8 and Figure 9 depict a design, both with and without scan, at a very high
level. Typical designs contain both combinational and sequential portions. Combinational portions are most easily tested. Scan circuitry can be added to sequential portion
to make it appear combinational during testing.
When scan circuitry is added, to get data into and out of the sequential portion of the
circuit, the scan data inputs and outputs are needed. These ports must be primary
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inputs/outputs to the design. Additionally, some sort of signal, either an enable or a
clock must enable the operation of the scan circuitry. This will be discussed in more
detail later.
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PO---Figure 7: Scan design
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Figure 8: Non-scan sequential logic
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Figure 9: Scan based logic

Figure 10 shows a circuit, at a slightly more detailed level, both before and after scan
has been added. Prior to scan, the circuit contains some sequential devices (D flipflops). Inputs to these devices come from both the primary inputs and combinational
logic. Outputs from these devices feed the combinational logic.
After scan is inserted, the original flip-flops are replaced with their scannable equivalents. The scannable flip-flops contain additional inputs and outputs for scan data, as
well as an input for a scan enable signal. The scan enable signal (sc_en) controls what
type of data is allowed into the D flip-flop. When the scan enable is active (during test),
the flip-flop is loaded with data from the scan data input (sci). When the scan enable is
not active (during regular circuit operation), the data from the regular circuit data input
is loaded into the flip-flop. The scan data can be shifted through the flip-flops because
the scan data output from each flip-flop feeds the scan data input of the next flip-flop in
the chain.
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Figure 10: Scan circuit example

In this manner, the scan chain can load the circuit with data (by shifting data into the
chain from the sc_in primary input) or can unload data from the circuit (by shifting data
out of the scan chain to the sc_out primary output). So not only the control points have
been added, but also the observe points, because one can load a known state in, and
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capture, and unload the circuit response through the scan circuitry.

Components of Scan Design
The elements of a internal scan circuitry include the scan ports, scan clock(s ), scan
cells, and scan chain(s). The scan ports include scan input (sc_in), scan output (sc_out),
and scan enable (sc_en). These elements are shown in Figure 10.

Scan Cells
A scan cell is the basic, independently-accessible unit of the scan circuitry. The connection of a series of scan cells comprises the scan chain. A scan cell contains at least
one memory element that lies in the scan chain path. It may contain additional memory
elements which may, or may not, lie in the scan chain path.
The memory elements of the scan cells may also have set and/or reset lines, in addition to clock ports.
There are a number of different types of scan architectures. Mainly, they are mux-dff,
clocked-scan, and Level Sensitive Scan Design (LSSD).
A mux-dff scan cell contains a single D flip-flop with a multiplexed input line that
allows selection of either normal system data or scan data. Figure 11 shows the replacement of an original design flip-flop with scan path circuitry.

In normal operation (scan enable, Sen, is 0), system data is passed through the multiplexer to the D input of the flip-flop, and then to the output Q. In scan mode (scan
enable, Sen, is 1), scan input data (Sin) is passed to the D input of the flip-flop, and then
to the scan output (Sout).
The clocked-scan architecture is very similar to the mux-dff architecture, except
instead of using a multiplexer, the circuit uses a dedicated test clock to shift in the scan
data. Figure 12 shows the replacement of an original design flip-flop with clocked-scan
circuitry.
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Figure 11: Mux-dff scan replacement

Original
Flip Flop

r------------

1
I
I

D

Q

CLK

Replaced by
Clocked-Scan Cell

...

r-----------10

1

I

I_ - - - - - - - - - - - -"'

Figure 12: Clocked-scan replacement

In normal operation, the system clock (CLKO clocks system data (D) into the circuit
and to the output (Q). In scan mode, the scan clock (S_clk) clocks scan input data (Sin)
into the circuit and to the output (Q).

LSSD, or Level-Sensitive Scan Design, uses three independent clocks to capture data
into the two (polarity hold) latches contained within the cell. Figure 13 shows the
replacement of an original design latch with LSSD circuitry.
In normal mode, the master latch captures system data (D) using the system clock
(CLK) and sends it to the normal system output (Q). In test mode, the two clocks
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(M_clk and S_clk) trigger the operation of shifting test data through both master and
slave flip-flop to the scan output (Sout).

Replaced by
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MasterISfave Latch

.- ________ r:l--____ --------.
1
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I
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[

~::
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Figure 13: LSSD replacement

Scan Chains
A scan chain is a set of scan cells serially linked together. A design can contain one or
more scan chains. Access to the scan chain is through the scan input and scan input
ports. Scan cells are loaded with data by shifting data in through the scan input port.
Scan cell data is read by shifting data out through the output port. The length of the
scan chain is the number of scan cells in the chain.
As long as the shifting of data between the scan cells can be controlled, the cells can
be connected as desired.
The dash lines in Figure 10 connect the three flip-flops to form a scan chain.

Scan Groups
How does the scan circuitry operate at the chip-level? This question is answered by
the notion of scan groups. In a design, there might be two clocks, A and B, each of
which clocks scan chain A and scan chain B, respectively. These two chains can often
be operated concurrently. However, if two chains share a signal scan_in pin, these
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chains can not be operated in parallel. Regardless of operation, all defined scan chains
in a circuit must be associated with a scan group. A scan group is a concept used by
Mentor Graphics Design-for-Test tools.
Scan groups are a way to group scan chains based on operation. All scan chains in a
group must be able to operate in parallel, which is normal for scan chains in a circuit.
However when scan chains cannot operate in parallel, such as in the example above
(sharing a common input pin), the operation of each must be specified separately. This
means the scan chains must belong to different scan groups.
Test procedure file is used to specify scan chain information for an ATPG tool. Each
scan group must have an associated test procedure file. The test procedure file contains
instructions, or procedures, for the operation of the scan circuitry of that group during
the ATPG process and testing. A typical test procedure contains information about how
to load data into and unload data out of the scan cells. Other operations may also be
defined in the test procedure file. Test procedure files were used to describe the operation of the scan chain in our cube calculus machine. These examples are given in section 5.3.4.

Scan Clocks
All external pins that are capable of capturing data into the memory elements of the
design are considered to be clocks--for scan circuitry purposes. This includes set and
reset lines, in addition to traditional clocks. Each clock has an off-state which is the primary input value that results in the clock inputs of the scan elements being at their inactive (off) states for latches, or the initial state of a capturing transition for edgetriggered devices.
In the example shown in Figure 10, both CLK and RST are considered to be scan
clocks. The CLK signal is a traditional clock, whose off-state is 0. CLK is a shift
clock. None of the other signals can change the state of the scan cells, so they are not
clocks.
Scan clocks are discussed in more detail in Chapter 5 during the testability design of
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the cube calculus machine.

Scan Ports
The adding of scan circuitry to a design also introduces a number of possible ports to
the design. At the most basic level, a scan design needs a port to activate scan test. All
other ports, including scan input and scan output ports, can be multiplexed with existing ports. The scan input port allows data to be placed within the scan chain, thus providing controllability of the scan cell states. The scan output port allows data to be
extracted from within the scan chain, thus providing observability of the scan cell
states.
Depending on the scan style, other ports may be necessary. For example, in MuxDFF style circuitry, a scan enable port is added to determine the type of data allowed
into the scan cells. If active, scan data enters the scan cells. ff inactive, normal system
data enters the scan cells. If the design is a partial-scan, Mux-DFF style, a test clock
may be needed to ensure that the contents of non-scan elements are not disturbed.
Often scan ports can be muxed with a normal system ports, so these pins can be used
for scan purposes when the design is in test mode. This can eliminate the need for extra
pins.
In Figure 10, ports with bold names are scan ports.

3.3.2 Full Scan Design

Full Scan is a scan design methodology in which all memory elements in the design
are replaced by their scannable equivalents and stitched into scan chains. The concept
behind full-scan design is that if the values in all the storage elements of a design can
be controlled and observed, the test generation and fault simulation tasks for a sequential circuit can be simplified to that of a combinational circuit.
Figure 14 gives a symbolic representation of a full scan design. The black rectangles
represent storage elements that have been converted to scan elements. The line con-

39

necting them is the scan path. The rounded boxes represent combinational portions of
the circuit.

Scan Output

Scan Input
Figure 14: Full scan

The following are the benefits of employing a full scan design:
•

Highly automated process. Using scan insertion tools, the process for inserting full
scan design is highly automated, thus requiring very little effort from the designer.

•

Highly effective, predictable method. Full scan design is a highly effective, well
understood, and well accepted method for generating high test coverage.

•

Ease of use. In the full scan methodology, the designer, without the aid of a test
engineer, can both insert scan circuitry and run ATPG.

•

Assured guality. Full scan assures quality because parts containing such circuitry
can be tested thoroughly during chip manufacture. If the product is going to be used
in market segments that demand high quality, such as aircraft electronics or pacemakers, then full scan technique should be employed.
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3.3.3 Partial Scan Design
Partial scan is a design methodology where only a percentage of the storage elements
in the design are replaced by their scannable equivalents and stitched into a scan
chains. In full scan design, all storage elements are made scannable. However, this may
not be acceptable solution for all designs due to area and timing constraints. Using the
partial scan method, you can increase the testability of your design with minimal
impact on the design's area or timing. In general, the amount of scan required to get an
acceptable fault coverage varies from design to design.
Figure 15 gives a symbolic representation of a partial scan design. The rectangles
represent sequential elements of the design. The black rectangles are storage elements
that have been converted to scan elements. The line connecting them is the scan path.
The white rectangles are elements that have not been converted to scan elements and
thus, have not been stitched into the scan chain. The rounded boxes represent combinational portions of the circuit.

Scan Output

DD

D

DD
~

D

D

Do
D

Scan Input

Figure 15: Partial scan
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In the partial scan methodology, the designer, or scan insertion tool must select the
desired storage elements for scan chains.
Following are the benefits of employing a partial scan design:
•

Reduced impact on area. If we can not tolerate the extra area overhead caused by
full scan, we must want to employ partial scan to improve testability to the degree
that we can afford.

•

Reduced impact on timing. If you can not tolerate the extra delay added to your
critical path (due to the added delay of the scan components), you may want to
exclude those storage elements from the scan chain. Partial scan gives us the ability
to do this.

•

More flexibility between overhead and fa ult coverage. The designer can investigate
trade-offs between the area/timing overhead and the acceptable testability improvements.

•

Reuse of non-scan macros. If a designer has an existing design block, or macro that
he wants to use within the design "as-is", he can include this block within the
design. Then he can employ whatever scan method he wants within the rest of the
design. This scan strategy implemented in this design would be considered as partial scan.

3.3.4 ATPG with Full Scan and Partial Scan
The decision to use either full or partial scan will have a significant impact on the
ATPG process. Generally, a full scan approach allows to use a combinational ATPG
tool, which requires a minimal test generation effort. Partial scan designs typically use
sequential test algorithms, which requires greater test generation effort to produce an
acceptable test coverage during ATPG. While combinational ATPG provides a high test
coverage in a predictable amount of time, it can be difficult to determine how long it
will take for sequential ATPG to produce a desirable test set.
Here is a guideline to help determine whether to use a full scan or a partial scan. Use
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the full scan if its implementation does not push up the package size and does not affect
critical timing. Try to start with using full scan unless it breaks some aspect of the
design (for instance, the timing on the critical paths, or the die size become unacceptable because of the insertion of full scan.), then justify using partial scan -- not visa
versa. Select the best storage elements to convert to scan is very critical in partial scan.

CHAPTER IV

A CUBE CALCULUS MACHINE

As discussed in the introduction, our cube calculus machine is a hardware accelerator
for cube calculus operations. In this chapter, an overview of cube calculus operations is
given and the architecture of the cube calculus machine is presented.

4.1 A Review of Cube Calculus
The main concepts of the cube calculus are those of a cube and an array of cubes.
The cube can represent one of the following:
•

a product of literals,

•

a sum of literals,

•

an exclusive sum of literals.
In a binary logic, a literal is a binary variable with or without negation. In a non-

binary (multiple-valued) logic, a literal is a variable with its set of values for which the
variable is true.
A multiple-valued input, binary output, incompletely specified switching function/
(multiple-valued function, in short) is a mapping

f(X 1,X2,

•.. ,XN)

:P 1 xP 2 ••• PN~B

where Xi is a multiple-valued variable, Pi
ues that this variable may assume, and B

=

= {0, 1, ... , pi- 1}

is a set of truth val-

{O, 1, X} ("X" denotes a don't care
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value). N here denotes the number of variables (literals, positions).
This is a generalization of an ordinary N-input switching function f: BN ~ B. For
any subset Si c Pi , X

s.

1

i

is a literal of Xi representing the function such that
X

si.

-

i-

{1 ifX.e
S.l
l
0 if x.l ~

s.
l

s.

1

where: X i is a literal, Si is the set of variables for which the literal is true, and Xi is
the variable.
For example, for a four-valued input logic: X {O,
means,

1 2
X{O, ' }

=

1 2
' }

=

1 if Xe { 0, 1, 2} , which
1 2

1 if X=O or X=l or X=2. Otherwise X{O, ' }
12

=0.

that for x=3 it holds: X { o, ' }
SI

S2

A product of literals, X 1X

= 0, which means

2 .. . X

SN

n,

is referred to as a product term (also called

term or product, for short). Such term is represented as a cube. A product term that
includes literals for all function variables X 1, X 2 , ... , XN is called a full term. Any litp,

eral of the form X

1

i

is identically equal 1, since the literal is true for all possible values
P.1

S.

of X. Hence, we often write X iX ;j as X

S.1
j.

A sum of products is denoted as a Sum Of Product Expression (SOPE) while a product of sums is called a Product Of Sums Expression (POSE). An EXOR of product will
be called a Exclusive Sum Of Products form (ESOP). A product of EXORs will be
called a Product Of Exclusive Sums expression (POES). SOPE, POSE, ESOP, and
POES are all represented as arrays of cubes. Products of SOPEs (PSOPEs) are also
used for the Generalized Propositional Formulas form. They are represented as arrays
of arrays of cubes.
Switching functions with multiple-valued inputs, binary outputs, find several applications in logic design, pattern recognition, and other areas. In logic design, they are pri-
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marily used for the minimization of PLAs that have decoders on the inputs,
minimization of multi-output binary functions and state assignment of Finite State
Machines (FSM). A Programmable Logic Array (PLA) with r-bit decoders directly
realizes a SOPE of 2r -valued input, two-valued output, function.
Positional notation uses one bit for every possible value of a literal. If the literal is
true for a specific value, the corresponding bit is set to a 1. For example, assuming that
01

2

012

X 1 , X 2 , and X 3 all have 3 possible values, a cube of x 1X 2X

cube of X llO 1x

001

3

is equivalent to a

x 111 3 m
· positiona
. .
1notation.
.
For a cu be of n b'mary vana
. bles, 2 n b'its

are needed to represent it in positional notation.
Let's denote by 2n the number of bits of a word (register) that contains a cube in positional notation. To focus our considerations, we assume 2n=32 bits. We can have as
many as n=16 binary variables in a cube. The encoding is as follows: x - 01, .X - 10,

don't care (often denoted by X) - 11, and contradiction - 00. Contradiction means that
the literal is not true for any possible value of x.
In positional notation, the intersection of two cubes representing products of literals
simply corresponds to a bit-by-bit product of the respective words.
For example, assuming four binary variables, a, b, c, and d, for a cube A

= ab and a

cube B = bca, the product of cube A and cube B is

ab· bca

= abXX · Xbca =

[01 0111 11] · [ 11 01 01 10]

=

[01 01 01 10]

= abca
When two opposite literals are multiplied, if the pair 00 is generated from the bit wise
operation, then the resultant cube is a contradiction.
For example, assuming two binary variables, a and b, the product of cube ab and
cube aDis: ab· aD

=

[01 01] · [01 10]

=

[01 00]

= contradiction, which

means that the intersection of these two cubes is empty.
For multi-valued input logic, the positional notation uses for each variable as many
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bits as that variable can have values. For instance, four bits are used to represent a 4valued variable. Assuming a variable with 4 values and a second variable with 6 val2
1
.
ues, the product X A 1XA 2 = X0,1,2 1Xl, 32 is
represented as a cube

A

=

[Al' A 2 ]

= [ 1110

010100]

As we can see, in positional notation we consequently enumerate bits representing
logical values from left to right, starting with the bit for value 0.

4.2 A Review of Cube Calculus Operations
The cube calculus operations presented in this thesis can be categorized into three
groups. They are simple combinational operations, complex combinational operations,
and sequential operations. In this section, we will show the mathematical formulas for
these operations on multiple-valued input variables. The operations for binary variables
can be easily derived from these formulas.
For illustration purpose, we will present first the simple combinational operations,
then the sequential operations, and last the complex combinational operations.

4.2.1 Simple Combinational Operations

The first group of cube calculus operation is the simple combinational operations.
This group includes intersection and supercube, and produce a single resultant cube for
each pair of operand cubes

Intersection
The definition of the intersection operation for cubes A and B in positional notation

47
is:

A r.B =

{[Al r.Bl' ... ,ANr.BN]
<I>

if there is no such i that A i. n B i. = 0

otherwise

where Ai is the i-th literal (position) of cube A, Ai n Bi is a set intersection of sets
Ai and Bi in positional notation; 0 denotes a vector of zeros (00 ... 0) with as many bits

as variable i has;

<I>

is an empty set (a contradiction which may be signalized). The

resultant cube is the cube that is included in both A and B. An example of intersection
operation is shown here:
for cube A
and cube B
A

= x 0,l,2 Y1' 2'3 = [ 1110000-0111000]
= XO,l,3,6 Y0' 2' 5 = [1101001-1010010]

n B =x

0 1
'

y2 = [1100000-0010000]

,

.

Supercube
The supercube of two cubes A and B, is the smallest cube that includes all the literals
of both A and B. The supercube operation of cubes A and B is defined as follows:
A uB = [Al uBl' ... ,ANuBN]

where Aiu Bi is set union. An example of supercube operation is shown here:
for cubeA
and cube B
Au B

= x0' 1'2 Y1' 2' 3

= X o,1,3,6yo,2,s

= [ 1110000-0111000]
= [ 1101001-1010010] '

= x0' 1'2'3'6 Yo,i, 2'3'5 = [ 1111001-1111010] .

4.2.2 Sequential Cube Calculus Operations

The second group is the sequential cube calculus operations. The cube calculus operations of this group that we will discuss here are crosslink:, non-disjoint sharp, disjoint
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sharp, standard consensus, symmetric consensus, and asymmetric consensus.
Each sequential cube calculus operation can be described by the following pattern
using the argument cubes A and B as:
A = X
B

Ao

A1

oX

1 .. . X

AN-1

N - 1,

= X Bo oXB1 i. . .X BN-1 N - 1 ,

where A.=
(a 0, a 1, ... , ak - 1), and for each bit a m from A.,
a m e {O, l}, SimiJ
J
1
larly,

Bj

=

(b 0 , bl' ... , bkj_ 1) , bm e {O, 1} .

Each variable Xj can take one of the variables of 0 through kj - 1 . Aj specifies the
A.

set of values of Xj for which X 1j is true. Presence of "1" in Aj in position m (that is,

am

=

A.

1) means, that X 1j is true whenever Xj
A.

means that X 1j is false for Xj

= m. Each bit of Aj can be either a "O" or a "1" inde-

pendently of other bits. For binary logic,
only for X.

J

= m. Presence of "O" (that is, am = 0)

x00j

= 0 ; x 011· is true only for X.J =

10

is false for any value of Xj; X j is true
11

1 ; X 1· is true for both X.
J

=

1 and

xj = o.
The array of resultant cubes produced by the sequential cube calculus operation (op)
can be described as follows:
A (op)B =

{ ckick

=x

aft(A 1,B 1)
i. ..

= { C;jC; =

IT

x

aft(Ak-1'Bk_ 1)

xcji} ' cj

k-1X

=

act(Ak,Bk)

kX

bef(Ak+l•Bk+l)
k+ 1...

x

bef(AN,BN)

N}

(Co, cl' ... , ck,-!) ' i E (1, 2, ... , m) '

J= 1

where if m is the number of pairs literals for which relation (rel for short) is true, and

i is the number of i-th such pair of Ak andB k, for which the relation rel is true.
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An important property of functions before (bef for short), active (act for short), and
after (aft for short) is that they are bit-wise functions, that is, bit c.t of the result of each
of these function is dependent only on bits ai and bi of the arguments and therefore the
function is defined for cubes of arbitrary size. Values returned by the rel function are
determined as an OR or AND combination (depending on the type of the cube calculus
operation) of the partial relations for single bits. Each partial relation is determined in
bit-wise fashion, that is, it depends only on the values of the corresponding bits of the
arguments. Therefore the rel function is also defined for cubes of arbitrary size.
Pairs of literals for which rel is true are called specific literals. Variables for which literals are specific will be called specific variables, and their corresponding position will
be called specific position. As in the above description, the first resultant cube for a
sequential cube calculus operation is produced for the first specific literal selected as
the active one. Later, the next specific literal is selected as the active one, and the next
resultant cube is produced. This procedure is repeated until the last specific literal has
been selected as the active one. For a given resultant cube all the literals with numbers
less than the number of the specific literal are of the after type, all the literals with numbers greater than the number of the specific literal are of the before type.

Crosslink
The crosslink operation on cubes A and B creates an array of cubes defined as follows:
ADB =
B1

{X 1 ... X

Bi-1

i-1X

AiuBi

iX

Ai+t

i+i. .. X

AN

N

Iforsuch1=
. 1, ... N,that (AinBi= 0 )}

This is basic operation used in minimization of Generalized Reed Muller forms,
ESOPs, and other forms based on EXOR gates. The crosslink operation on cubes A and

B is a representation of all minterms of the cubes A and B by an EXOR of multiple
cubes. All minterms of cube A and B are included in an odd number of cubes, with all
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other minterms included in an even number of cubes, or in no cube at all. Since
1 Er> 1 = 0 and 1 ffi 1 ffi 1 = 1 , this is a valid representation of cubes A and B. It can

be seen in the above equation that the crosslink operation is not symmetrical, thus

ADB *BOA. When the order of the argument cubes is changed, another set of resultant cubes will be generated, but the number of cubes and the size of the cubes will
remain same.
The crosslink operation can only be applied to two cubes when: the cubes are specified for the same variables (that is, the literals which are true for all possible values are
in the same positions); the two cubes are of the same degree (the degree of a cube is the
number of literals in the cube that are not equal to one). The number of resultant cubes
is equal to the distance of the two operand cubes.
An example of crosslink operation for binary cubes is given here:
1 0 0 0,1

for cube A = X Y Z Z
and cube B

=

AOB

= [01-10-10-11]

= X 0 Y 1Z 1V 0,1 = [ 10-01-01-11]

{XO,lYOZOVO,l' XOYO,lZOVO,I' XoY1Zo,1 2 0,1} .

The resultant cubes are a chain of cubes from cube A to cube B.

Nondisjoint Sharp
The nondisjoint sharp (sharp) on cubes A and B is defined as follows:

A
A#B = {

when

lj>
A

where A #

= <I>

BcA
otherwise

#basicB

. B is defined as follows:

basic

A# basicB
Ai

A nB

when

Ai-1

{X 1... X

i-1X

-,Bi nAi

Ai+1

iX

AN

I

=

.

i + i. .. X N for such 1=1,... ,N, that--, (Bi~ A)}
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This is a basic operation used in minimization of PLAs, tautology, complementation,
and all other general purpose logic operations. The nondisjoint sharp of cubes A and B
is the set of largest cubes that are included in cube A, but not in cube B. The result of
the nondisjoint sharp is a nonsymmetrical, unique SOPE. By Bi~ Ai we denote the
relation of set inclusion, that is, that set Bi includes set Ai , in positional notation:

'Vj

= 0, ... , pi- 1, [di~ Aj;]

. Formula -, (Bi~ Ai) is the predicate that is true

when the relation Bi ~ Ai is not satisfied. By B
sion, that is, B

~A<=> 'Vi=

[Bi~

1, ... , N

~

A , we denote positional cube inclu-

Ai] .

An example for nondisjoint sharp is shown here:

0

1,2,3,4 1,2#

2

0

2,3 2,3

2

= {0 1,42 1,2, 0 1,2,3,42 1}

where U is a five-value variable and Z is a three-value variable.

Disjoint Sham
The disjoint sharp (sharp) on cubes A and Bis defined as follows:
when

A

A #dB

={

cl>

A

when

A #dbasicB

= <l>

n

B

B

;;;i A

otherwise

where A #dbasicB is defined as follows:
A #dbas1c
.B
AinB1
A;_1nB;_1 --JJ;nAi Ai+1
ANI
1 .. . X
i- lX
iX i + 1 .. . X N

{X

=
.

for such 1=1, ... ,N, that--, (Bi~ Ai)}

The disjoint sharp is basically the same function as the nondisjoint sharp with the
same resultant set of minterms, but now represented by an SOPE of which the products
each cover a separate group of minterms. If the cubes A and B are disjoint, or mutually
exclusive, they do not have a common element, that is, A · B

= <I> • There is more than
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one way to represent the minterms that result from a disjoint sharp by an SOPE, dependent on the order in which the variables or the argument cubes A and B are given.
An example of disjoint sharp for two four-variable binary cubes is shown here:

=

XXXl #d lllX

{OXXl, lOXl, 1101}

Standard Consensus
The standard consensus of cubes A and B is the largest minimal cube that covers parts
of the adjacent cubes A and B. The operation of standard consensus is defined as follows:
A
A* B = {

when distance (A, B)

when

* <P
A basicB

where A

*basicB

=0

dista~ce (A, B) > 1

when distance (A, B) = 1

is defined as follows:
A* basicB

A 1 f'lB 1

{X

1. . . X

A . _1 f'lBi_ 1

AiuBi

IX

i-

Ai+ 1 f'lBi+l

iX

i + 1. .. X

ANflBN

N

I fori=l,
. ...,N}

Symmetric Consensus
The symmetric consensus of two cubes A and B, is the largest minimal cube that covers parts of the two adjacent cubes and is included in both of them. The operation of
symmetric consensus is as follows:
An B

A *sB = {

*sbasicB

when distance (A, B)> 1

<I>

A

where A

when distance (A, B) =0

*sbasicB

otherwise

is defined as follows:

.B =
A *sbasic
A 1 f'lB 1

{X

1. . . X

Aj_ 1 f'lB . _1

A . uBi

i-

IX

Ai+ 1 f'lBi+l

iX

i + i. . . X

ANflBN

N

Ifor 1=1,
. ... N}
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An example of symmetric consensus is shown here:
Xo,1,2,3.4y0,1 #s Xo,1,2y2, 3

= Xo,1,2yo,1,2,3

where X and Y are both five-value variables.

Asymmetric Consensus
The asymmetric consensus is similar to the symmetric consensus, but the operation
-, (Bi~ A) is additionally checked:

A #sB
A 1 nB 1

{X

1 .. . X

Ai-I nBi-I

=

AivBi Ai+t nBi+t
ANnBNI
iX
i + 1 .. . X
N

i- lX

.

for such i=l, ... ,N, that-, (Bi::> A)}

An example for asymmetric consensus is shown here:
x4syo12345

*s x34Y34

= x4Yo12345

We observe that the symmetric consensus and the asymmetric consensus both have
the same basic formula, but the conditions that need to be satisfied are different. The
symmetric consensus uses A

*basicB , which does not check any condition. The stan-

dard consensus uses the same formula, but only when condition distance (A, B)=l is
satisfied. This condition will be called the prerelation. The asymmetric consensus uses
an altered version of A

*basicB , which applies a set union for every pair of literals for

which the relation -, (Bi::> Ai) is satisfied.
For binary logic, the consensus operations have the same resultant cube. For multivalued logic, the result of the asymmetric consensus can be different from the standard
consensus. This is the case, when distance (A, B )=0 and there is no such i, that
-, (B.i ::>A.)
. In this case A* B
i

= AB, A

*s B

=A

*bas1c. B, and A *a B

= 'I'm.

It should be recognized in the above formulas that all sequential operations have the
same basic structure. Each resultant cube has one specific literal which is the literali .
The operations that have to be performed on other literals depend on the position with
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respect to this specific literal. A resultant cube will not exist for all values of i, and
should be created only when some relations on literal values are satisfied. Generally,
the specific literal has to satisfy a certain relation for all given operations. Essential
similarities between the definitions of sharp and crosslink can be distinguished in four
aspects:
The relation on literals that must be satisfied in position s to create a cube (like
-, (Bi:::> A) for sharp and Ai n Bi

=0

for crosslink), each position i for which this

relation is satisfied will be called a specific position of cube.

•

The operation execute on the literals of position i (like -,Bin Ai for sharp and
Ai v Bi for crosslink).

•

The operation executed on literals of position i (like copying the literals from Ai+ 1

AN to the resultant cube in both the above examples).
•

The operation executed on literals after the position i (like copying the literals from
A 1 to Ai_ 1 for sharp, and from B 1 to Bi_ 1 for crosslink, to the respective posi-

tions from I to i-1 of the resultant cube).

4.2.3 Complex Combinational Operations
The third group of the cube calculus operations is the complex combinational operations. One complex combinational operation that will be presented in this thesis is the
prime operation.

Prime Operation
The prime operation is used in ESOP synthesis. The prime operation of cubes A and

B is defined as follows:
,

A B

=X

bef(A 1 ,B 1 )

i. . . X

bef(Ak_ 1,Bk_ 1 )

k-

1X

act(Ak,Bk)

kX

bef(Ak+t•Bk+t)

k + 1 ...
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X

bef(A 1 _pB 1_ 1 )

z_ 1X

act(A 1,B 1)

zX

bef(A 1 +1'Bl+I)

z+ i. . . X

bef(AN,BN)

N

where literals with indices k and l are in specific (in this case the same as active) positions. The number of the specific positions is arbitrary, the specific positions are when
relation Ai n Bi

=0

is satisfied. The values of the other literals are calculated accord-

ing to the "bef' function. Function "bef' is defined as bef (Ai, B)

= Ai. The function

"aft" is not used here. For example:
.

for bmary cubes A

= X 0 Y 1Z 1V 1 = [10-01-01-01]

1 0 0 0, 1

and B = X Y Z V

A'B

=

[01-10-10-11]

= x0 Y1Z 1 V0' 1 = [10-01-01-11] .

The prime operation is calculated as if all the specific positions were active at the
same time. There is only one output cube for this operation.

4.2.4 The general programmable patterns
We have observed the similarities of formulas for the operations in the sequential
group. Combinational cube calculus operations are defined as bit-wise functions on the
bits of the arguments. There is no need for defining active, before and after positions
for combinational cube calculus operations. For consistency of the description, however, one can observe that all the literals in the case of the combinational cube calculus
function are of type before. This way the same computational mechanism can be used
to calculate both sequential and combinational cube calculus functions. Simple combinational operations are defined as follows:

A(opsc)B

=

{C

k

1c

k

=Xbef(ApB1)

I...

xbef(AN,BN)

N}

From the above consideration it follows, that each of the "bef', "aft" and "act"
functions is actually a function of two single bits. Therefore each of them can be
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described completely by a 2-variable Karnaugh map. Since a 2-variable Karnaugh map
has four minterms enumerated 0, 1, 2, and 3, it can be completely specified by the
string of four bits corresponding to those minterms. For instance (0,1,J ,1) will correspond to minterms of numbers 1, 2, and 3, which is ab, ab , and ab.
To specify completely the "rel" function, one more bit is needed, which serves to
determine the method of combining partial relations from single bits (the OR-type relation or the AND-type relation). AND-type means that all bits within a variable must be
satisfied to satisfy the relation, while OR-type means that at least one bit must be satisfied within a variable to satisfy the relation.
This way a whole class of sequential cube calculus operations can be described by
specifying 4 +4+4+1

= 13 bits. One more bit can be used to denote that the "prime"

function is going to be calculated, and one more bit to distinguish between sequential
and combinational operations. In practical implementation a carry signal is used to help
combine partial relations for particular bits.

4.3 The idea of the Cube Calculus Machine (CCM) Architecture
In the previous sections we illustrated three categories of cube calculus operations
according to the type of results. A careful analysis of all cube calculus operations
revealed that there are no more such categories. Let us then categorize all three groups
in the most comprehensive terms.
In the first category, there is a single cube output, so-called resultant cube, for one or
two operand cubes. The resultant cube can be combinationally generated with bitwise
logical operations like AND, OR, EXOR, copying the operand, etc. independently of
other bits. This category includes supercube and intersection, and we call them simple
combinational operations. In this category the operation on two cubes is a concatenation of operations on all positions (respective pairs of literals of the operands). Contra-
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diction is also detected and signalized so that cube with contradiction is not generated
at all.
The second category of operations includes the complex combinational operations.
For each pair of operand cubes there is a single resultant cube. This cube is a bit-wise
logic operation which is, however, conditioned for each literal by some relation/pattern
of the input cubes. Prime operation belongs to this category.
The third category has multiple resultant cubes for one or two operand cubes. Examples of these instructions are crosslink, disjoint and non-disjoint sharps, and both multiple-valued consensuses. A literal of the resultant cube is conditioned by the position of
this literal relative to other literals and the current specific position. We call these
sequential logic operations. Current specific position will be called an active position.
In this category the number of the resultant cubes is equal to the number of times that a
certain relation is satisfied for a pair of respective literals of the operand cubes, which
means, to the number of specific positions. We observe that the active position during
the generation of the i-th resultant cube is the i-th from left among the specific positions
of the cube.
General purpose processors execute efficiently in hardware (in elementary instructions) some simple combinational operations, such as the supercube operation (which
is implemented by bit-wise OR instruction). They require programs of many instructions to execute other simple combinational operations, complex combinational operations and sequential logic operations. Let us observe that even the cube intersection on
a standard computer is slow, because shifted masks are used to detect contradictory
cubes. The CCM was designed to accelerate mainly the execution of sequential logic
operations. The original concept was to execute in hardware the subroutines that implement those operations: a subroutine call to a sequential operation would be substituted
by a CCM instruction. Little modifications would be required to the existing logic synthesis programs and virtually all programs that use sequential logic operations would
benefit with the CCM.
The task of the Control Unit (abbreviated by CU in the sequel) of the Cube Calculus
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Machine is to generate signals for sequential cube calculus operations.
To perform sequential cube calculus operations the CU has to provide the Iterative
Logic Unit (ILU) with the correct control signals to calculate the solution cubes. The
basic sequential cube calculus operations are shown in Table 2.

Table 2: Cube calculus operations
relation(rel)

output operation

function
rel

and/or

before(bef)

active(act)

after( aft)

intersection

1

and

A.nB.
l
l

-

-

supercube

1

and

A.uB.
l
l

-

-

prime

A.nB.-:;=0
l
l

and

A.l

A.uB.
l
l

-

=0

and

A.l

A.uB.
l
l

B.l

cross link

A.nB.
l
l

sharp

-,(B.::>A.)
il

or

A.l

-,B.l nA.l

A.l

disjoint
sharp

-, (B.i::>A.)
l

or

A.l

-,B.nA.
l
l

A.nB.
l
l

symmetric
cons.

1

and

A.nB.
l
l

A.uB.
l
l

A.nB.
l
l

asymmetric
cons

-, (B.i::>A.)
l

or

A.nB.
l
l

A.uB.
l
l

A.nB.
l
l

Sharp, disjoint sharp, and asymmetric consensus operations use the OR-type relation
-, (Bi::> Ai) . This is OR-type relation because it is sufficient to be satisfied in one bit
(Bj [i]

= 0, Aj [i] = 1) to be satisfied in the entire variable. By Aj [i]

denote two bits of signal A[i] in IT[i], so Aj [i]

= A 0 [i]

0

,j=O,l, we

A 1 [i] , where

0

means con-

catenation of signals. Here, IT[i] stands for one iterative cell which we will discuss in
more detail later.
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The crosslink operation uses AND-type relation, because the relation Ai n Bi = 0
is only satisfied if it is satisfied in every bit. The symmetric consensus uses relation "1"

which is also an AND-type relation. Since relation "1" means "always satisfied", it
does not really matter what type of relation is used. Since it is global within a variable,
AND-type relation is used.
The relations have to be verified, and the output operations have to be executed, bitwise, on bits of ITs. This is illustrated in Table 3.
Table 3: Cube calculus operations on bits
relation(rel)

output operation

function
and/or

intersection

1

and

Aj

supercube

1

and

Aj

asymmetric
cons

[i] + Bj [i]

-

-

A.

[i] + B. [i]

[i] + --,Bj [i]

and

Aj

[i]

Aj

[i] + Bj [i]

Bj

[i]

· --,Bj [ i]

or

Aj

[i]

Aj

[i] · --,Bj [i]

Aj

[i]

[i] · --,Bj [i]

or

Aj

[i]

Aj

[i] · --,Bj [i]

Aj

[i] · Bj [i]

A j [ i]

1

Aj

-

[i]

--,Aj

symmetric
cons.

-

Aj

cross link

Aj

[i] · Bj [i]

and

Aj

disjoint
sharp

after( aft)

[i] · Bj [i]

prime

sharp

active(act)

before(bej)

rel

[i] · --,Bj [i]

J

J

and

Aj

[i] · Bj [i]

Aj

[i] + Bj [i]

Aj

[i] · Bj [i]

or

Aj

[i] · Bj [i]

Aj

[i] + Bj [i]

Aj

[i] · Bj [i]

4.4 The Concepts of Ring of Processors and Interlock Mechanism
The architecture of CCM results from an attempt to optimize the execution of
sequential operations, like crosslink and sharp, or consensus and asymmetric consen-
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sus. The CCM architecture directly implements equations of the above style.
All the known software subroutines process the literals sequentially, but for most of
the literals the resultant cubes generated will have contradictions and will have to be
removed later. We created a completely new architecture to take advantage of the peculiarities of the sequential cube calculus operations [KIDA 91]. The architecture is an
iterative logic array (ILU) with iterative signals running from left to right and from
right to left of the iterative circuit of Position State Machines (PS Ms). The fundamental
advantage of this approach is that only cubes without contradictions are generated.
The ILU recognizes the next specific (active) position and generates a resultant cube
in each cycle. It realizes, using internal distributed control, the lowest level iterative
loop. Therefore, ILU does not need the control unit to execute the basic cube operations: while generating the resultant cube the role of CU is limited to generating signals
REQUEST and checking signals NEXT. ILU is controlled by two types of signals, iterative signals and global signals. Two of those signals, global REQUEST and iterative
NEXT work in an "interlock mechanism" that substitutes the "clock" of synchronous
machines with a "two-phase non overlapping rippling waveform" of iterative PSMs.
This is a general concept in computer architecture. It consists in taking the control of
the lowest level loop off the control unit and putting it directly to the data path, in a distributed form. Figure 16a shows the classical realization of the computer with Control
Unit (CU) controlling the Data Path (DP) with instructions and receiving from DP
predicates informing about state of DP. Figure 16b shows our approach. There is a
sequence of Finite State Machines (FSMs) which communicate among themselves,
each with its left and right neighbors. The CU sends controlling instructions, like in the
classical case, but it also initializes instructions executed by the sequence of FSMs. It
receives the predicates, but also the termination signals from the string of FSMs. CU
can be thus treated as one of the ring of FSMs. Our concept can be further generalized
as in Figure 16c. Each processor from the string is not an FSM but some simple general-purpose processor from a local CU (FSM) and a local data path. This is a general
purpose hierarchical organization of the computer, where the lowest level of control is
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distributed and asynchronous in the ring of processors.

CU I
~i D p
I._____ 1 1 pred1cates
instructions

a)

cu

b)

instructions

FSM[111

c)

~I

FSM[2]

FSM[n]

______,cu

Figure 16: The three architectural models of a general-purpose computer

An analogy that helps to understand the advantages of this architecture over the
sequential processing of all literals is to imagine each literal as a domino tile. The linear
iterative array has all dominoes lined up in a way that if the first one falls, all next will
fall in sequence. For the specific positions the correspondent domino tile is removed.
This way, when the control unit pushes the first domino, the domino tiles will fall in a
"domino effect" until they reach the gap left by the specific position, where the domino
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effect will stop. At that point the literal is processed and an output cube is generated
with each of its literals being a function of its position in the array. If its domino has
already fallen down it corresponds to state after, if the literal is being processed, it corresponds to state active, when its domino is still standing, it corresponds to state before.
The control unit begins the cycle again by pushing the first remaining domino until
there are no more standing dominoes left. This is of course only a general analogy,
since dominoes fall one after another, and in our design a group of "dominoes" is "prepared to fall" and next all of them fall at once.
In fact the iterative circuit has a ring configuration and the control unit serves as the
first and last domino. This way, it is simple for the control unit to observe the fact that
all literals have been processed, without the need to keep track of which literal is being
processed and how many remain to be processed.
A co-processor that processes a literal at a time would push a single domino for each
cycle and try to improve performance by increasing the rate at which it processes each
literal. Among the disadvantages of such a method is that it generates cubes with contradiction that have to be removed. If a circuit to recognize and remove cubes with contradiction were integrated to the architecture, then the rate of generation of resultant
cubes would be irregular. The rate of generation of resultant cubes in our architecture is
regular, making it suitable for pipelining and systolic processing, which allows to build
large parallel structures from them and was one of the main objectives of our approach.
The control unit is a relatively simple Finite State Machine and great part of the control task is distributed in the ILU itself.

4.5 The Block Level Description of the Architecture
The CCM chip consists of a processing unit, an interface controller, a register file and
a control unit. Figure 17 shows the block diagram of CCM architecture.
The CCM works on cubes in positional representation. It handles multi-valued vari-
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ables of even number of values. Because each IT can calculate two resultant bits, 2 bits
of separate literals cannot be stored in the same IT.
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Figure 17: The block diagram of the CCM processor architecture
The Processing Unit
The processing unit is implemented as an iterative logic array of basic building
blocks. It is called Iterative Logic Array (ILU). Single cell (block) from ILU is called
ITerative Cell (IT). Blocks IT will be enumerated from left to right: IT[l], IT[2],
.. .IT[i], ... , IT[n]. (The number of ITs is denoted by n, so that the number of bits is 2n
and we can process n binary variables). Each IT[i] includes besides combinational
logic a Position State Machine (PSM) that influences the local interpretation of the
micro-instructions. In this sense each IT is a small processing unit that processes a part

64

of a cube in parallel and communicates with other processors that are connected in a
linear organization.

The Iterative Cell
The IT is the basic building block of the ILU. It processes two bits that can be either
a binary variable or two bits (values) of a multi-valued variable.
For explanation purposes we will divide each IT[i] into three blocks according to the
function that they perform: IDENTIFY[i], STATE[i] (name of the PSM block) and
SIGNALIZE[i]. Figure 18 shows these blocks.
Block IDENTIFY[i] has the task of identifying the position of the IT within the literal
and generating a boolean signal VARIABLE[i] that is true when the IT[i] is a part of a
literal that complies to the selected relation. This relation, "rel", is encoded in the field
of the micro-instruction, REL. Examples of relations are: Ai ri Bi

=0

, -, (Bi ::> A;) ,

etc. The type ofrelation verified in ITs is the same for all ITs, because the REL[1:4] is a
global controlling signal. To calculate the value of VARIABLE[i], the block IDENTIFY[i] uses two iterative signals, CARRY[i] and CONF[i]. CARRY[i] is an iterative
signal that runs from left to right and is true when all ITs of the same literal at the left of
the IT satisfy the AND-type relation encoded in rel. CONF[i] (confirm) says that within
this position all ITs have satisfied relation. As we see, the signal CARRY goes from left
to right, up to the end of variable, and next returns as signal CONF, back to all ITs of
this variable. This explanation is only for AND-type relations. The explanation for ORtype relations, and a general explanation will be given in following sections.
Block STATE[i] is an finite state machine essential to execute sequential operations.
It is the state of the STATE[i] that stores the position of the IT[i] in relation to the active
literal. The STATE[i] is in the state active if the IT[i] is a part of an active literal; it is in
the before state if the active literal is to the right of the IT; and in after state if the IT[i]
is to the left of the active literal. STATE[i] are initialized to the state before with the
global signal CLEAR from CU.
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Figure 18: The signals in IT

The Control Unit CCU) and the Bus Interface Unit CBIU)
The Control Unit (CU) of the CCM receives a code of a high level cube calculus
operation (CCM instruction) in the Instruction Register (IR) and translates it into simpler basic operations implemented in the processing unit.
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Bus Interface Unit (BIU) handles the communication between the host computer (or
a distributed system of CCMs and controllers) and the CCM. The communication
between the BIU and the ILU is done through shared registers/memory, as is the communication between the BIU and the CU. The interfaces between the BIU and the ILU
and the CU were made independent, asynchronous and through a protocol to let the
design of the ILU and CU be independent of the BIU. The same CU and ILU can be
integrated to different systems by redesigning the interface (BIU) only, and the basic
design of the interface for one particular system can be used over and over for different
versions of ILU and CU.

The Data Register File
The shared data register file accounts for storing the input cube, the output cubes, and
the intermediate results. Usage of this file prevents also a loss of performance due to
the differences in the processing rates of the system and the ILU to feed the input operand cubes, generate the resultant cubes, and transfer them out of the CCM.
There are other registers used for communication and control, among them: the Right
Edge Register, the Status Register, the Instruction Register, and the Water Register.
The Status Register stores information useful to support programs in the host processor: the distance of cubes transmitted to the ILU, the number of resultant cubes, flags
and semaphores to signalize when the resultant cube is ready or when there is no result.
The Instruction Register controls additionally the data transfer and the iterative signals of the first and the last iterative cells of the ILU.
The Right Edge Register specifies the number of iterative cells (IT) used by each literal of the cube. There is one bit for each IT of the ILU. For example, when the content
of Right Edge Register is 010111, the first 2 bit represent a 4-valued variable and will
use the first 2 ITs, the second 2 bits are used by another 4-valued variable and will take
another two ITs, the third and the fourth variables are 2-valued (binary) and will use
only one iterative cell each. When RIGHT_EDGE[i]=l, then IT[i+ l] is the beginning
of the next literal.
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The Water Register is used to indicate which ITs are not used in the current operation.
Since the number of bits required to represent all literals in the argument cubes could
be less than the number provided by all ITs, some of the ITs are not used. Water Register W[i]=l means the i-th IT is not used in the current operation.

Timinl: Description of the Collaboration of the ILU and the CU
This section will give more detailed description of the timing of the signals between
the ILU and the CU during the execution of a sequential operation.
Figure 19 illustrates the execution of a sequential operation, with the stable state of
the ITs of the literals (represented as boxes) after the propagation of the signals showed
on the left column.
Sequential operation begins by loading the operand cubes to let blocks IDENTIFY[i]
to recognize all the specific positions. The CU keeps the global signals REQUEST = 0
and CLEAR = 0, as well as the initial signal NEXT[O] = 0 and lets all signals VARIABLE[i] in ITs reach their final values. The interval of time before CU is ready to do
something next has to be long enough for the ITs to have their VARIABLE[i] signal
stabilized (delay of 1 IT for a binary variable, 2 IT for a 4-valued variable, ... ). This is
represented in Figure 19a. At the end of this phase all specific positions are marked as
values 1 of VARIABLE[i] in the corresponding ITs. The CU can then read the number
of resultant cubes from the value of the iterative count signal COUNT from the last IT.
The CU resets the ILU to its initial condition by asserting CLEAR (shown in Figure
19b). By befwe denote the state before (which stands for before active) of STATE. The
control unit does not have the control over signals VARIABLE[i] but since A[i], B[i],
AND_OR, and the RIGHT_ED[i] remain stable, VARIABLE[i] will remain stable as
well. When all IT[i] cells are reset, the CU deasserts signal CLEAR (shown in
Figure 19c).
The execution of the instruction really begins by the assertion of NEXT for the leftmost IT, NEXT[O], to true. The first literal that has VARIABLE[i] = 1 will become
active at the active edge of the REQUEST signal. (If many ITs are used to represent a
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literal, all of them will have VARIABLE[i]

= 1, and all will become active. Remember,

however, that there is a signal RIGHT_EDGE[i] that is used to distinguish among
neighbor variables). Either the first literal becomes active (Figure 19d.1) or signal
NEXT may propagate through one or more literals (Figure 19d.2). By act we denote
the state active of STATE. By aft we denote the state after (after active) of the STATE.
After short time, with stable states of STATE, the CU transmits a resultant cube to output. The CU samples the iterative signal NEXT[i] from the last IT (NEXT[n+ l]), if it is
true there are no resultant cubes to generate and the operation is finished, if it is false, it
means that the signal NEXT[i] has been stopped by a specific position and the CU has
to output the resultant cube. If NEXT[n+ l] = 0, the CU makes the active edge of
REQUEST signal to prepare for the next cycle. This will make the ITs in the active
position to transit to the after state and let the NEXT[i] signal pass to the cells after it
(Figure 19e,f). A new cycle can begin for those literals in state before after the cell that
changed from active state to after in Figure 19d.1 and Figure 19d.2. Such process is
iterated until signal NEXT[i] = 1 passes the entire ILU and, as NEXT[n+ 1], reaches the
CU; at this point the operation is finished.

4.6 The Detailed Description of the Implementation of the Iterative Cell (IT)

4.6.1 Iterative Signal in the Block Structure of IT Cells
The IT cell will be described in full detail in this section.
The transitions of PSMs in blocks STATE[i] are controlled by the global signal
REQUEST from the CU and the iterative signal NEXT[i]. Signal REQUEST is just a
clock of PS Ms (not to be confused with the global clock of CCM). All changes of states
of PSMs are under control of REQUEST.
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Figure 19: An example of a sequential operation

Since the CU emulates also the IT[O], it has the total control over the ILU.
Since the signal REQUEST is the clock of flip-flops in all PSMs STATE[i], those
machine cannot change their internal states other than through REQUEST. The
changes of ITs are from state before to states active or after. The detailed mechanism of
those changes will be explained in section 4. 6.4.
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The signal NEXT[i] has effect only on the IT[i]s that are in the state before. An IT[i]
in the state before that receives NEXT[i] = 1 will change to the state after and assert
NEXT[i+ l] = 1 at the active edge of the REQUEST signal, if IT[i] is not in a specific
position. It will change to state active and pass NEXT[i+ l] = 0 if it is in a specific position.
For sequential operations, the block SIGNALIZE[i] of IT[i] generates a part of the
output according to the micro-instruction field S[l: 16] and the state of the STATE[i].
The field S[l:l6] is taken from some register, and denotes fields rel, bef, act and aft
together. (Remember, 4+4+4+4= 16). It uses the S[1:16] field and VARIABLE[i] for
complex combinational operations, and the S [ 1: 16] field and the inputs for simple combinational operations.
Block SIGNALIZE[i] has an iterative signal COUNT[l:c] that counts the number of
variables (literals) that have the signal VARIABLE[i] = 1.
Figure 20 shows the block diagram of three ITs in a row, IT[i-1], IT[i], and IT[i+ 1] of
the ILU. The number near a bus means the number of wires in that bus. For instance,
number 2 near bus A[i] means there are two wires in this bus, in this case they are

A 0 [i] and A 1 [i] . The number c near the bus COUNT[i] means bus COUNT[i] has c
wires. Where the number c depends on how many ITs in the ILU. Since the bus
COUNT[i] is used to count how many ITs in the ILU are in the specific position.
Since the REL, BEF, ACT and AFT functions are bitwise, the design of the data-path
of CCM reflects this fact. However, since 2 is the smallest number of bits in a literal
(binary literal) the IT performs CC operations for 2 bits. In the case of literals of more
than two values, several ITs are assigned to such a literal (if number of values of a literal is odd, one of the bits is not used).
There are two signals providing communication between the ITs assigned to the
given variable. The CARRY[i] signal provides the means of combining the results of
partial relations (computed in each IT). The CARRY[i] signal is propagated from left to
right within a literal. In the case of AND-type relation the decision whether the relation
is fulfilled or not is made in the last IT in the chain (on the right edge). Then the
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CONF[i] signal is sent back (from the right to the left) to notify all the ITs assigned to
the variable that the relation is true. In the case of OR-type relation the decision is made
anywhere in the chain - in the first place where partial relation is true. Then the
CONF[i] signal is sent immediately back to inform the rest of the ITs about the relation
fulfillment; besides that CARRY[i] is propagated all the way to the right edge of the
variable in order to produce CONF[i] signal for the remaining ITs.
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Figure 20: Details of IT and interconnections of ITs in the ILU
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4.6.2 The Structure of a Single IT Cell

Figure 21 shows the functional diagram of a single IT cell.

....

...
...

i+1

IT[i]
i-1

.......

...
"'

Figure 21: The numbers of iterative signals

The local signals in block i have index i. The principles of enumeration of iterative
signals are:
•

To the block "i" comes signal with index "i".

•

The iterative signal leaving block "i" is either "i-1" or" i+l".

•

If the iterative signal goes to the left (to ITs of smaller numbers) then index "i-1"
corresponds to it.

•

If the iterative signal goes to the right (to ITs of higher numbers) then index "i + 1"
corresponds to it.
Figure 24 shows the function diagram of a single IT. In this Figure, the rel, bef, act,

and aft signals are global for all ITs in the ILU. They come from the Bus Interface Unit.
They are stable, set to O's or l's and describe the relation or operations to be executed
on A 0 [i] 's, and B 0 [i] 's, as well as on A 1 [i] 'sand B 1 [i] 's.
All horizontal signals are connected to neighbors of given IT (like CONF[i] or
NEXT[i+ 1]) or to the fields of the registers corresponding to the given IT (like A 0 [ i] ,
B 1 [i] )

Vertical signals are global, i.e. they go either to/from the registers (like AND_OR) or
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are combined globally (like READY[i]).

4.6.3 The IDENT_MAIN Block
The bock IDENTIFY is composed of the block ID ENT_MAIN, the block STATE and
two multiplexers to create signals RELO and RELL The block STATE is a state
machine which determines whether the literal to which the IT belongs is in the before,
active, or after state. The block IDENT_MAIN uses the iterative signals CARRY and

CONF to determine whether the IT is part of a specific literal.
CARRY and CONF are two iterative signals from left to right and from right to left,
respectively.
If the relation is of AND type, then
RELO [i] · RELl [i]

CARRY [i + 1] = {

if IT[i] is the first IT of a variable

CARRY [i] · RELO [i] · RELl [i]

otherwise

If the relation is of OR type, then
CARRY [ i + 1]

={

RELO [i] + RELl [i]

ifIT[i] is the first IT of a variable

CARRY [i] + RELO [i] + RELl [i]

otherwise

For both type of operation,
CONF [i - 1]

CARRY [i + 1]

= {

C 0 NF [ i]

if IT[i] is the last IT of a variable
otherwise

If lt[i] is the last IT of a variable, then RIGHT_EDGE[i]=l; otherwise,

RIGHT_EDGE[i]=O.
If IT[i] is the first IT of a variable, then RIGHT_EDGE[i-1]=1. Because IT[l] is

always the first IT of a variable, we set RIGHT_EDGE[O]=l.
The equations describing the IDENT_MAIN block of the i-th IT cell are as follows:
CARRY _AND [i + 1] = RELO [i] · RELl [i] ·RIGHT_EDGE [i -1]

+ (CARRY [i] + RELO [i] + RELl [i] ) ·RIGHT_EDGE [i-1]
CARRY _OR [i + 1]

=

(RELO [i] + RELl [i]) ·RIGHT_EDGE [i-1]
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+ (CARRY [i] + RELO [i] + RELl [i]) ·RIGHT_EDGE [i]
CARRY[ I]= 1

CARRY[!] is a don't care signal which can be set to either 0 or 1.
RIGHT_EDGE[O] =1
CARRY [i + 1] = CARRY_AND [i + 1] ·AND _OR+ CARRY_OR [i + 1] ·AND _OR

= CARRY [i + 1]

CONF [i-1]

·RIGHT_EDGE [i]

+ CONF [i] ·RIGHT_EDGE [i]
CONF[n]

=0

CONF[n] is a don't care signal too which can be set to either 0 or 1.
VARIABLE[i]

= CONF[i-1]

The signal AND_OR=l indicates that the operation is of AND type, while
AND_OR=O indicates that the operation is of the OR type. Since CARRY_OR always
equals 1 whenever CARRY_AND equals 1. So we get
CARRY [i + 1] = CARRY_AND [i + 1] +CARRY_OR [i + 1] · AND_OR

The equations for CARRY_OR[i+l] and CARRY_AND[i+l] can also be simplified.
After simplification, we have:
CARRY_OR [i + 1] = RELO [i] + RELl [i] +CARRY [i] ·RIGHT_EDGE [i-1]
CARRY _AND [i + 1]

= RELO [i]

· RELl [i] ·RIGHT_EDGE [i-1]

+CARRY [i] · RELO [i] · RELl [i]
If we now consider the signal of Water Register, W[i], we obtain the following set of

equations which specify the signals inside the !DENT_MAIN block.
CARRY [i + 1]

= W [i]

(CARRY [i] · RELO [i] · RELl [i]

+ RELO [i] · RELl [i] ·RIGHT_EDGE [i-1]

+ CARRY[i] ·RIGHT_EDGE [i-1] · AND_OR
+ (RELO [i] +RELl [i] )AND_OR)
+ W [i] ·CARRY [i]
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= W[i](CONF[i] ·RIGHT_EDGE[i]

CONF[i-1]

+CARRY [i + 1] ·RIGHT_EDGE [i]) + W [i] · CONF [i]

CARRY[l] =I
CONF[n] = 0
CARRY[l] and CONF[n] are don't care signals, they could be set to either 0 or 1.

RIGHT_EDGE[O] =I
CNTO [i]

= RELO [i] · RELl [i] · AND_OR + (RELO [i] +RELl

=

[i]) · AND_OR

RELO [i] · RELl [i] + (RELO [i] +RELl [i]) · AND_OR

CNTl [i] =RIGHT_EDGE [i] ·VARIABLE [i]

The meaning of the signals used in the above equations is as follows:

RELOfil. REL 1Cil
These are partial relations. For AND type operations, if both RELO[i] and RELl[i]
are 1, the relation of IT[i] is satisfied. For OR type operations, either RELO[i] or
REL 1[i] is 1, the relation of IT[i] is satisfied.

AND OR
This signal equals 0 for OR-type relation. AND_OR = 1 for AND-type relation.

CARRYfi+ll
This is a carry signal passed to the next IT for combining partial relations for literals
of more than two possible values. It is adjusted according to the contents of the Water
Register. Whenever W[i] is 1, given IT is not supposed to perform any processing, but
be transparent to all horizontal signals (since the number of bits required to represent
all literals in the argument cubes is usually less than the number provided by all ITs,
some of the ITs are not used). In a specific position, the CARRY signals propagates a
"l" to the last IT of the variable, both for AND-type and OR-type relations. The first
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meaningful CARRY signal is generated in the first IT assigned to a variable. In this IT,
the value of the incoming CARRY[i] should not be taken into account for the value of
CARRY[i+l]. Therefore the signal RIGHT_EDGE[i-1] is present in the equation for
CARRY[i+ 1].

CONFfi-11
This is the confirmation signal accounting for Water Register contents; on right edge
(i.e. in the last IT assigned to given variable) incoming CONF[i] must not be taken into
account. When RIGHT_EDGE[i] = 1 then the value of CONF[i-1] equals to
CARRY[i+ 1], otherwise it takes the previous CONF[i] from the right.

VARIABLEfil
The signal CONF[i-1] equal 1 means that the relation is true for this variable, so this
variable is specific, VARIABLE[i] should be 1. This IT is within a variable for which
the relation on literals described by function rel is satisfied.

RIGHT EDGEfil
This is a "right edge of a variable" signal. It simply indicates that the IT of number
i + 1 is assigned to another literal.

CNTO
This signal is used to count the number of ITs within which the function rel is satisfied.

CNTl
This signal is used to count the number of specific positions of an operation. This is
also the number of resultant cubes.
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4.6.4 The STATE Block
The state transition diagram of the STATE block is shown in Figure 22. All transitions are performed synchronously on the active edge of the clock, REQUEST, except
when signal CLEAR comes. The signal CLEAR resets all states to the before state
asynchronously.

VARIABLE[i] NEXT[i] (not CL

Figure 22: State transitions of the STATE block

Since there are three states, this state machine can be realized by using two D flipflops. The Q outputs of these two D flip-flops are named STATEO[i] and STATEl[i].
Inputs Dare donated by EXO[i] and EXl[i], respectively. The realization of this state
machine can be described by the following set of equations:
BEFORE [i] = STATEO [i] ·STATE I [i]
ACTIVE[i] = STATEO[i] ·STATEl [i]
AFTER [i] = STATEO [i] ·STATE I [i]
EXO [i]

= BEFORE [i]

·VARIABLE [i] ·NEXT [i]
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EXl [i]

=

= BEFORE [i]

·VARIABLE [i] ·NEXT [i] +ACTIVE [i] +AFTER [i]

STATEO [i] ·VARIABLE [i] ·NEXT [i] +ACTIVE [i] +AFTER [i]

The other signals that coming out of the STATE block can be described by the following equations:
NEXT [i + 1] = W [i] ·(NEXT [i] ·RIGHT_EDGE [i] ·VARIABLE [i]
+ACTIVE [i]) + W [i] ·NEXT [i]
READY[i]

= REQUEST·RIGHT_EDGE[i]

·NEXT[i] · VARIABLE[i]

SLCT[i] is a two-bit variable with SLCTO[i] as its least significant bit and SLCTl [i]
as its most significant bit.
SLCTO [i] = VARIABLE [i] ·PRIME+ STATEO [i] ·PRIME
SLCTl [i] = STATEl [i] ·PRIME

Following are the explanation of signals in the above equations:

NEXTfi+ll
Essentially, position of active literal moves from one specific literal to the next one
when the next resultant cube is going to be calculated. In order to avoid unnecessary
delays, signal NEXT[i], propagated along IT chain during the processing of input
cubes, prepares ITs supposed to transit to active state. Therefore, the transition to the
active state can be done "immediately" (i.e. in the time determined by delays inside sin-

gle IT) with coming of the active edge of the REQUEST clock. The equation of
NEXT[i+ l] means that NEXT[i] starts propagation to the right and it is propagated
until RIGHT_ED[i]

= 1 and VARIABLE[i] = 1. So on the last IT[j] of next specific

position NEXT[j+ 1] will be O; in all previous IT[i]s, NEXT[i+ l] will be 1.
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READY[iJ
The signal READY[i]=l means that the rippling NEXT[i] signal has reached its destination and the next specific position is ready to be activated. The equation means: IT
on the right edge of a specific variable has the active NEXT[i] signal on its input and
this happens after the REQUEST clock has been activated. The signal REQUEST must
be considered in the equation, because the remaining part of the equation for
READY[i] is true all the time after NEXT[i] reaches one of the specific positions.
When an IT[i] becomes active it sends NEXT[i+ 1] signal, rippling to the next specific
group of ITs (i.e. ITs assigned to a specific variable). The NEXT[i] signal on the left
side of currently active IT becomes low as soon as its low state ripples from the previously active IT (now that IT is in the after state).

SLCT[iJ
The SLCT[i] signal is used to select the appropriate function to be performed by a its
IT: bef, act, or aft.

PRIME
When the cube calculus to be performed is prime operation, PRIME = 1; otherwise,
PRIME= 0. Because only one resultant cube is generated in prime operation, function

act should be performed on all the specific positions at the same time. Signal Prime presents in the equations for SLCTO[i] and SLCTl[i].

4.6.5 The SIGNALIZE Block
The structure of the SIGNALIZE block is shown in Figure 24.
A part of the resultant cube, C[i], is calculated in the SIGNALIZE block. A multiplexer is used to switch between the functions, bef, act, and aft. The bits SLCTO and
SLCTl from the STATE block are the address inputs of this multiplexer, with SLCTl
as the most significant bit. When SLCTO=SLCTl=O, the function befis selected; when
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SLCTO=l and SLCTl=O, the function act is selected; and when SLCTO=O and
SLCTl=l, the function aft is selected.
The selected function is placed at the data inputs of two 4 to 1 multiplexers with A[i]
and B[i] as the address inputs. Remember, A[i] and B[i] each includes two bits of the
operand cubes A and B, respectively.
The circuit at the bottom of the SIGNALIZE block is a counter. The signal
COUNT_SEL is used to select two counter modes. When COUNT_SEL=O, signal
CNTO[i] goes into the COUNTER block. CNTO[i] is generated from the IDEN_MAIN
I

block. It equals "1" in every IT for which the relation is satisfied. So in this mode, the
number of ITs for which the relation is satisfied is counted. When COUNT_SEL= 1,
signal CNTl[i] goes to the COUNTER block. CNTl[i] equals "1" only in the last IT of
a specific literal. So the number of specific literals, or in other words, the number of
resultant cubes is counted.
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Figure 23: The iterative counter
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When W[i]=l which means the i-th IT is not used, the signal that goes into the CNT
input of the COUNTER block is always 0, then the COUNTER block in IT[i] will pass
the iterative count signal unchanged.
To minimize the necessary logic for the COUNTER block, the COUNTER block is
implemented as a pseudo-random counter. It is based on a pseudo-random binary
sequence generator that consists of a shift register and an XOR gate, as shown in Figure
23a. The count begins with the most significant bit equal to one. As the bits are shifted,
a series of unique number will be generated. Figure 23b shows the implementation as
an iterative counter, with multiplexers. The signal CNTO[i] or CNTl [i] determines
whether the multiplexer will pass the iterative count signals unchanged to the next IT,
or shift one bit to the left. A decoder outside the ILU is needed to decode the count signals from the last IT into a binary number before they are sent to the CU. The number
of iterative count signals depends on the number of ITs inside the ILU.

CHAPTER V

TESTABILITY DESIGN AND TESTABILITY ANALYSIS

The testability design and analysis on the Iterative Logic Unit (ILU) of the Cube Calculus Machine (CCM) is accomplished in this thesis. Due to the time constraint, the
Control Unit of the CCM is not designed. However, by using the testability design
strategies presented in this thesis, a highly testable Control Unit can be designed, and
then can be integrated with the ILU to obtain a highly testable CCM. This will be discussed in section 5.3.6.
Mentor Graphics EDA tools were used in the testability design and analysis of the
ILU. The reasons that Mentor Graphics tools were chosen are:
•

They are widely used in industry.

•

They are installed in the EE computer system of Portland State University and are
supported by Mentor Graphics.

5 .1 Design Capture
Design Architect (v8.4_1.2) from Mentor Graphics was used in capturing the ILU.
Design Architecture is a computer-aided schematic capture tool. It can be used to
capture both schematics and symbols. Design Architect supports bottom-up design
capture method.
The schematics and symbols captured using Design Architecture are in Electronic
Design Data Model (EDDM) netlist format. EDDM netlist format is a Mentor Graphics
internal netlist format which is an acceptable netlist format for most Mentor Graphics
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tools including FastScan, an ATPG tool which was used in the testability analysis of the
ILU. A netlist in EDDM format can be converted to a netlist in EDIF format (Elec-

tronic Design Interchange Format), which is an industrial standard netlist format, using
ENWrite from Mentor Graphics.
The primitive models used in the ILU were taken from Mentor Graphics Digital General Library.
The ILU was captured in a bottom-up fashion. The schematics of the lower level
design blocks were captured first, then their symbols were generated, and later these
symbols were used in the schematics of upper level design blocks. Figure 24 shows the
hierarchical structure of the ILU. The rectangular boxes in Figure 24 represent design
blocks.

level 3

level 2

level 1

8 x I IT

IDENT I I STATE

Figure 24: The hierarchical structure of the ILU

For simplicity, the ILU implemented here has eight IT instances. Since each IT can
calculate 2 bits of the resultant cube, a total of 16 bits of the resultant cube can be calculated in this ILU, in other words, cube calculus operation on two eight-variable
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binary cubes can be performed in this ILU.
The ILU can be easily expanded by cascading more ITs to calculate wider cubes.
The IT was captured according to its functional description from Chapter 4.
The iterative count signals in this ILU is four-bit wide. As discussed in Chapter 4, the
COUNTER block was implemented as a pseudo-random counter. A series of 2n - 1
numbers of unique bit patterns can be generated on the iterative count signals, where n
is the width of the iterative count signals [27]. If all the literals of the operand cubes are
binary, there can be, at most, eight specific positions in the ILU. The counter must be
able to signal nine different numbers, to include the case where there is no specific
position. Since the iterative count signal in this ILU is four-bit wide, the counter can
signal 15 different numbers which is sufficient for an ILU with 8 IT cells. Notice, when
expanding the number of ITs in the ILU to calculate wider cubes, the width of the iterative count signals should be expanded accordingly.
Details about how to use Design Architect to capture schematics and symbols can be
found in Design Architecture User's Manual from Mentor Graphics.
The schematics and symbols of the ILU can be found in Appendix A.
A copy of the electronic design of the ILU is located in /u/mperkows/ccm on the EE
computer system of Portland State University.

5.2 Functionality Test
After a design is captured, its functionality need to be fully tested to make sure that it
does what it is supposed to.
Functionality test on the ILU was performed through simulation by using QuickSim
II (v8.4_1.2) from Mentor Graphics.
Simulation is the behavior analysis of an electronic design without the costs of the
physical hardware. QuickSim II reads in a design, calculates the behavior of a design
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and provides useful displays that can be used for analyzing the behavior of a design. It
provides a reality check that gives a designer confidence in his design work.
The simulation of the ILU was performed in a bottom-up fashion. The simulations of
the lower level design blocks were performed first, then the simulations of the higher
level design blocks were performed. This way, the design bugs can be identified earlier
and can be fixed easier. In our case, the STATE, the COUNTER, and the IDENT blocks
were simulated first, then the simulation of the IT was performed, and the ILU was last
simulated.
At each design block, a test plan was drafted to systematically test the functionality
of that block.
The test plan on the ILU is given here.
The combinational operations were selected to be tested first. The combinational
operations do not make use of the positional state machine within each IT. The operation always stays in the state of before for the entire operation, thus eliminating the
problems that might caused by the positional state machine.
Once the combinational operations had been tested, the sequential operations were
then tested. This class of operations uses the entire IT, including the positional state
machine which was not used for the combinational operations.
Examples of the cube calculus operations that have been tested are listed below.
The force files of these examples are saved in /u/mperkows/ccm/force_files on the EE
computer system of Portland State University. A force file contains a set of QuickSim
II commands which are used to force stimulus, list and trace desired signals.

Supercube:
Input cubes: A

= X12345y12'

B

= X34y3456

'

where X and Y are both eight-value variables.
ILU configurations: A: 0111110001100000;
B: 0001100000011110;

RIGHT_EDGE: 00010001;
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W: 00000000;

BEF: 0111;
REL: 1111.
.

.

Resultant Cube: C: 0111110001111110, which 1s X

12345 123456

Y

Force file: supercube .do

Intersection:
Input cubes: A

= x 23456 y123, B = X45y2345

'
where X and Y are both eight-value variables.

ILU configurations: A: 0011111001110000;
B: 0000110000111100;
RIGHT_EDGE: 00010001;
W: 00000000;
BEF: 0001;
REL: 1111.
45 23

Resultant cube: C: 0000110000110000, which is x Y

.

Force file: intersection.do

Cross link
Input cubes: A

= X 0 Y 1 , B = X 2~.3
r ,

where X and Y are both four-value variables.
ILU configurations: A: 1000010000000000;
B:0010000100000000;
RIGHT_EDGE: 01010000;
W: 00001111;
BEF: 0101;
ACT: 0111;
AFT: 0011;

.
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REL: 1110;
PRIME: O;

AND_OR: 1;
TEST_MODE: 0.
Resultant cubes: Cl: 1010010000000000, which is

x02 Y1 ;
2 13

C2: 0010010100000000, which is X Y .
Force file: cross/ink.do

Symmetric Consensus
Input cubes: A

= Xo1234y01 ' B

= X012y23

'

where X and Y are both eight-value variables.
ILU configurations: A: 1111100011000000;
B: 1110000000110000;
RIGHT_EDGE: 000010001;
W: 00000000;
BEF: 0001;
ACT: 0111;
AFT: 0001;
REL: 1110;
PRIME: 0;
AND_OR: 1;

TEST_MODE: 0.
Resultant cubes: C: 1110000011110000, which is x
Force file: sym_cons .do

.s.m
Input cubes: A

= U1234Vo1z12' B

= U23Vo1z23'

012 0123

y

.
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where U is a eight-value variable, Vis a binary variable,
and Z is a six-value variable.

ILU configurations: A: 0111100011011000;
B: 0011000011001100;
RIGHT_EDGE: 00011001;

W:OOOOOOOO;
BEF: 0101;
ACT: 0100;
AFT: 0101;
REL: 0100;
AND_OR: O;
PRIME: O;
TEST_MODE: 0.
14 01 12
z
;

Resultant cubes: Cl: 0100100011011000, which is U v
C2: 0111100011010000, which is u

1234 01 1
v z .

Force file: sharp.do

Disjoint Sharp
I nput cubes: A = U

1234v01 12

2

,

B

=

u23vo1 23

2

,

where U is a eight-value variable, V is a binary variable,
and Z is a six-value variable.
ILU configurations: A: 0111100011011000;
B: 0011000011001100;
RIGHT_EDGE: 00011001;
W: 00000000;
BEF: 0101;
ACT: 0100;
AFf: 0001;
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REL: 0100;
AND_OR:O;

PRIME: O;
TEST_MODE: 0.
Resultant cubes: Cl: 0100100011011000, which is U
C2: 0011000011010000, which is

14 01 12

v z

;

u23 v01 z1 .

Force file: disjoint_shmp.do

5.3 Testability Design and Analysis
There are two approaches to implement the CCM on hardware. One is to implement
the CCM on programmable logic devices, like FPGA or CPLD. We call this approach
the FPGA approach. The other is to implement the CCM as a Application Specific Integrated Circuit (ASIC). We call this approach the ASIC approach.
The FPGA approach is an excellent solution for prototyping the CCM. Since the programmable logic devices are reprogrammable, a design can be easily modify on these
devices.
The ASIC approach has its own advantages. The size of a ASIC CCM chip can be
much smaller than that of a FPGA CCM, which makes it easier to insert a CCM into a
computer to perform as a co-processor. The cost of a ASIC CCM can be lower than the
cost of a FPGA CCM if CCMs are produced in a relatively large quantity.
When the ASIC approach is chosen, we must make sure that the manufactured CCM
chips can be fully tested to filter out manufacturing defects before the CCM design is
handed over to an ASIC vendor. A testability analysis, and a testability design if
needed should be performed on the CCM.
The testability design and analysis of the ILU part is presented in this section.
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5.3.1 Fault Model and Design for Test Strategy
Due to the complexity of the manufacturing process not all die on a wafer correctly
operate. Small imperfections in starting material, processing steps, or in photomasking
may result in bridged connections or missing features.
Manufacturing defects lead to particular circuit defects, including:
•

nodes shorted to power or ground.

•

nodes shorted to each other.

•

inputs floating/outputs disconnected.
Fault models can be used to abstract the behavior of the manufacturing defects at the

logical gate level.
The single stuck-at fault model was used in the testability analysis of the ILU.
As we recall from Chapter 2, the stuck-at fault model models a behavior that occurs if
the terminals of a gate are stuck at either high (stuck-at-1) or low (stuck-at-0) voltage
levels. Most physical defects that occur exhibit behavior that makes a node appear to be
stuck at power or ground.
Single stuck-at fault model models the situation that there is one and only one stuckat fault occurred in a design. Using this fault model, while generating a test vector to
detect a specific stuck-at fault, ATPG tool views the whole design as fault free except
the current fault site. This simplifies the task of generating a test vector to detect this
fault. Years of research has proven that the single stuck-at fault model is effective in
finding many common defect types. It is same to say if a chip passes a set of test vectors which can detect every single stuck-at fault in the design, this chip will very
unlikely to fail in the field. Single stuck-at fault model has become an industry standard. It is the most common fault model used in fault simulation. This is why single
stuck-at fault model was used in our testability analysis.
Both stuck-at 0 and stuck-at 1 faults on the input and output pins of the netlist primitives in the ILU were analysed.
Full scan design strategy was employed in the testability design of the ILU which
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basically converts all the memory elements in the ILU to be scannable memory elements and stitches them together to be a scan chain.
Since the memory elements in the ILU are D flip-flops, mux-dff scan cells were
selected to replace the D flip-fl.ops in the original design. A mux-dff scan cell contains a
single D flip-flop with a multiplexed input line that allows selection of either normal
system data or scan data. Figure 29 shows the replacement of an original flip-flop with
mux-dff scan cell.

Replaced by

Original

MUXDFF Scan Cell

Fliprlop

r-------------,
I

I

D
CLK
II

...
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MUX
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I
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I_ - - - - - - -

Figure 25: Mux-dff scan replacement
As we can see from Figure 25, the cost of converting a D flip-flop to a mux-dff scan
cell is adding a 2-to-1 multiplexer. Since there are only two D flip-flops in each IT cell,
full scan design does not have big impact on the timing and silicon space of the CCM
chip. Instead, as we discussed in Chapter 3, full scan design ensures the CCM to
become highly testable, as we will find later.

5.3.2 FastScan
FastScan (v8.4_2.18) which is a full scan ATPG tool from Mentor Graphics was cho-

92

sen to help the testability analysis and the test pattern generation.
It has been proven that FastScan can generate high coverage test patterns for combinational or sequential circuitry. This is the reason that FastScan was chosen for CCM.
A brief introduction to FastScan is given here. The introduction here is not mean to
be comprehensive. It only covers the features that were used in the testability design of
the CCM. More detailed information on FastScan can be found in FastScan Reference

Manual and ASIC/IC Design for Test Process Guide from Mentor Graphics.

Features
•

Produces high coverage test patterns for full scan designs.

•

Contains an internal high-speed fault simulator.

•

Contains a design rules checker.

•

Can compress test patterns.

Inputs to FastScan
•

Design can be in EDDM, EDIF, GENIE, and TDL netlist format.

•

Test procedure file defines the operation of the scan circuitry in the design.

•

Library contains descriptions of all the cells used in the design. The library is used
to translate the design data into a flat, gate level simulation model that is used by
the fault simulator and test generator.

Ounmts from FastScan
•

Test patterns can be in a number of different simulator and ASIC vendor formats.

•

Report file gives the test coverage, fault coverage, and the ATPG effectiveness for
the test patterns generated.

FastScan's ATPG method
FastScan creates a set of test patterns by using either random test pattern or deterministic test pattern generation.
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FastScan initially produces a large number of random patterns and identifies patterns
that are necessary to detect faults. It stores only those patterns in the test pattern set. A
number of faults on the fault list can be detected by the random patterns, thus fewer
faults are left on the fault list to be detected by deterministic test pattern generation.
ATPG performance can be improved this way. The random pattern generation stops
when a simulation pass fails to detect at least 1% of the remaining faults.
FastScan then performs deterministic test pattern generation which creates the test
pattern that can guarantee detection of a given fault. The basic procedure for deterministic test pattern generation is to pick a fault from the fault list, create a pattern to detect
the fault, perform the fault simulation of the pattern to make sure that the fault was
detected by the pattern. The D-algorithm which is presented in Chapter 2 is used in
FastScan.
If all possible choices are exhausted without a successful test pattern, then the fault is

called ATPG-untestable fault.
FastScan uses an event-based timing model. The non-scan events used by FastScan
are force _pi (force a primary input), measure_po (measure a primary output),
capture_clock_on (turn on the capture clock), and capture_clock_off(turn off the cap-

ture clock). These events are grouped into test cycles which can not be modified by the
user.

System Modes
FastScan has four system modes. They are: SETUP mode where circuitry behavior
can be set up, ATPG mode where test pattern generation can be performed, FAULT
mode where fault simulation can be performed, and GOOD mode where good simulation (simulation on design without fault effects) can be performed.
When FastScan is invoked, it automatically goes to SETUP mode to let the user specify the circuitry behavior.
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Basic Operating Procedures
1. Invoking FastScan:

$MGC_HOME/bin/fastscan <design_name> [-lib <file_name>] [-nogui]
where option "nogui" turns the Sim View graphic user interface off.
2. Setting up the design behavior: input signal constraints can be defined here.
3. Defining scan groups with their test procedure files: a scan group is a set of scan
chains that can be loaded and unloaded by the test procedures defined in a single test
procedure file.
4. Defining scan chains: for each scan chain, the name of the scan chain, the name of
the scan group in which the scan chain is placed, the scan input pin, and the scan output
pin can be defined here.
5. Defining scan clocks: scan clocks are defined as any signals that can capture data
into sequential elements (such as system clocks, sets, resets, and enables). The off-state
of the scan clocks must be defined with the scan clocks. The off-state is the state in
which clock inputs of latches are inactive and the edge-triggered devices are at the
value before the capturing transition.
6. Changing the system mode to ATPG: FastScan flattems the netlist, performs circuit
learning analysis, identifies the scan chains, tests the test procedure files, and checks
the scan clock rules at this stage. A summary message of these learnings and checkings
is given at this stage.
7. Adding faults to the current fault list: the user can specify whether the faults on
some specific pins should be added to the current fault list or faults on all pins should
be added to the current fault list.
8. Running ATPG.
9. Compressing test patterns: FastScan has the capability of compressing the test patterns in order to reduce the number of test patterns without losing test coverage.
10. Saving test patterns: test patterns can be saved in a number of different simulator
and ASIC vendor formats.
11. Exiting.
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5.3.3 FastScan Fault classification
FastScan uses the same fault classification as those we discussed in section 2.10.
Since the understanding of the fault classification is essential to improve the testability
of a design, discussion on several fault types that we encountered in the testability analysis on the ILU is given in this section.

Detected by Simulation Faults
Detected by simulation faults are faults that were identified as detected during ATPG
by using fault simulation.

Detected by Implication Faults
Detected by implication faults were identified as detected during ATPG not by using
fault simulation, but by analysis. These faults are located on the scan chain(s) which
can be detected by loading and unloading the scan chain(s).

Possible Detected Faults
A fault is detected when the good machine has a 0 value and the faulty machine has a
1 value, or the good machine has a 1 value and the faulty machine has a 0 value. In
some situations, the pattern to detect a fault may result in an X (either a 1or0) in the
faulty machine. In this case, there is no "hard" detect. The effect of the fault cannot be
predicted accurately by the simulator. The result may vary from chip to chip, depending on physical circuit parameters and the manufacturing process. This situation
results in a potential, or possible, detection. FastScan gives a 50% credit on these faults
which means a possible detected fault has a 50% chance to be detected in real chip testing. Possible detected credit is used in the calculation of the test coverage.
An example of possible detected fault is shown in Figure 26. In this example, there is
a stuck-at 0 fault on the enable line. The pattern would force the line to a 1 to detect the
fault. The good machine results in a 0 at the output, if the B input is forced to a 0.
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However, the faulty machine results in an X. If the tester measures a 1, the fault is
detected. However, if the tester measures a 0, the fault goes undetected. Thus, this
fault is possibly detected.

A----.

8

I

observe point
(tester)

Figure 26: Example of possible detected fault

ATPG Untestable Faults
ATPG untestable faults includes those faults for which no pattern can be created to
detected them, and yet still can not be proven redundant. There are various situations
that FastScan identifies a fault as ATPG untestable. One example is when the sensitization path of a fault is blocked by an unknown state (FastScan treats the output of a nonscan memory element as unknown), this fault is classified as ATPG untestable.
Another example is when an input pin is undriven, FastScan is not able to set a desired
value on that pin. The faults on that input pin (both stuck-at 1 and stuck-at 0) are identified as ATPG untestable faults. We will see examples of these two types of ATPG
untestable faults in the following testability analysis.
A design with poor testability usually has a large number of ATPG untestable faults.
How to convert ATPG untestable faults to be detectable is a major task in testability
design.

Untestable Faults
Untestable faults include unused, tied, blocked, and redundant faults.
Unused faults occur on pins that are not used. In the example shown in Figure 27 the
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QB output of the flip-flop is not connected. The faults that occur on this pin are classified as unused faults.

Tied fault include faults on nodes which are tied to a value identical to the fault values. In the example shown in Figure 27, stuck-at 0 faults on nodes A, B, C and Dare
tied.
Blocked faults include faults on circuitry for which all paths to an observable point
are blocked by a tied logic. An example of blocked fault is shown in Figure 28.
Redundant faults are faults that are undetectable due to the redundant logic in the circuitry. No matter what pattern is applied, the faulty machine is always equivalent to the
good machine because of the redundant logic. An example of redundant fault is shown
in Figure 28.
From the above description of the untestable faults, we come to a conclusion that
untestable fault will NOT cause any functional failure of a design. It is not included in
the calculation of the test coverage. Untestable faults were ignored in the testability
analysis of the ILU.

D

s-a-0

CLK

GND
example of unused fault

example of tied faults

Figure 27: Examples of unused and tied faults
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example of blocked fault

example of redundant fault

Figure 28: Examples of blocked and redundant faults

5.3.4 Testability design and analysis
Scan circuitry can be inserted automatically using test synthesis tools. DFTAdvisor
from Mentor Graphics is one of these tools. DFTAdvisor supports both full scan and
partial scan insertion. It supports the common scan methodologies, including muxscan, clocked-scan, and LSSD. It automatically generates scan setup and test procedure files for FastScan.
For illustration purposes, the scan circuitry in the ILU was inserted manually instead
of using DFTAdvisor.

A Novel Testability design approach
As a part of his responsibilities for Mentor Graphics, the author has used several
Mentor Graphics test synthesis and ATPG tools (BSDArchitect which is a test synthesis tool for boundary scan circuitry insertion, DFTAdvisor, and FastScan) for testability
analyses of various industrial designs. One purpose of these testability design practices
is to find ways to improve the testability of these design with least cost (minimizing the
area and the timing impacts on the original design while inserting testing circuitry).
Full scan, partial scan, and other testability design methods were used in these designs.
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The author has seen various testability problems and managed ways to solve these
problems. Through these practices, the author also gained a good understanding of
Mentor Graphics design-for-test tools. Based on these experiences, a novel testability
design approach, a bottom-up approach, is proposed here.
Traditionally, the testability analysis and the testability design of a design is performed on a whole design. There are two disadvantages of this approach: first, it is very
painful to identify the sources of testability problems on a whole design (a industrial
design usually has more than thousands of gates); second, different design blocks
within a design could have different circuit characteristics, applying one testability
design method on the whole design usually doesn't achieve the best performance.
In the bottom-up approach, testability analysis and design are first performed on the
lower level design blocks, and then move upwards. In each design block, testability of
the original design of that block is evaluated by running ATPG. If a satisfied test coverage is obtained, then there is no testability problem with that design block and the block
is left the way it was; Otherwise, testability problems within that design block is identified, appropriate testability design strategy is employed to remove the testability problems, and ATPG is performed on the modified design block to evaluate the testability of
the modified design block. This process is repeated until a satisfied test coverage is
achieved. This way, testability problems can be identified within each design block and
be removed by using the most appropriate design-for-test method.
The bottom-up testability design approach is proposed based on the following two
observations.
First, testability problems can be isolated and solved in each design blocks. Testability problems are actually controllability and observability problems. A fault is identified as untestable when this fault is uncontrollable, or unobservable, or both. If a design
block has a test coverage of 100% and this design block (called lower level block) is
instantiated in a higher lever design block, whether the faults in the lower level design
block are testable or not in the higher level design block is only depends on the controllability of the input signals of the lower level design block and the observability of
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the output signals of the lower level design block in the higher level design block. If the
input signals of the lower level design block are controllable and the output signals of
the lower level design block are observable in the higher level design block, then all the
faults within the lower level design block are still 100% testable in the higher level
design block. Any observability and controllability problems on the input and output
signals of the lower level design block are testability problems of the higher level
design block. This is illustrated in Figure 29. Thus, if a high testability is achieved on
every design blocks, then a high testability can be expected on the whole design. An
analogy that help understand this concept is to image each design blocks as procedures
in software development. If every procedure (including the main program which compares to the top level design block in hardware design) are fully tested, then the whole
program is guaranteed to work properly.
Second, by stitching scan chains inserted in different design blocks together or by
adding direct accesses from the chip level, the testing circuitry inserted in every design
blocks can be controlled from the chip level. Thus proper operations of the testing circuitry in each design blocks can be performed through control from the top level (chip
level) during ATPG process.

chip level output pins
top level (higher level) design bloc
lower level
design block

'

Xx

lower level inputs
/
lower level outputs
faults in lower level design block

Figure 29: Diagram of lower and higher level blocks
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Testability design and analysis of the ILU was performed in this bottom-up fashion.
Testability analyses and designs were first performed on the COUNTER, STATE, and
the IDENT blocks which are the lowest level design blocks of the ILU, then the testability analysis on the IT cell was performed, and the testability analysis and design on
the ILU was performed last.

Testability Analysis of the COUNTER Block
The COUNTER block is a combinational circuit. There is no special circuit behavior
and scan information need to be set for running ATPG using FastScan.
The test patterns generated by FastScan for this block have a test coverage and fault
coverage of 100% which means both stuck-at 0 and stuck-at 1 faults on the pins of the
primitives used in this block are testable by using the test patterns generated by
FastScan. There is no testability problem with this block at all. The COUNTER block
is left the way it was.
A FastScan report file on the COUNTER block is shown is Figure 30. In this figure,
"FU" stands for the total number of faults that were analysed; "DS" means the detected
by simulation faults, the number listed on the right side of "DS" is the number of
detected by simulation faults identified during the ATPG process; "#test_patterns" is
the number of test patterns in the final test pattern set; and "#simulated_patterns" is the
total number of test patterns simulated by FastScan fault simulation during the ATPG
process; Since only the patterns that can detect a fault(s) are put in the final test pattern
set, the "#simulated_patterns" is always larger than the "#test_patterns". A FastScan
report file gives the test coverage, fault coverage, ATPG effectiveness and also the
numbers of different types of faults identified in a design. The formulas for test coverage and fault coverage are given in section 2.11. We notice that there is no detected by
implication fault in this block, all the faults are detected by fault simulation. This is
because there in no scan circuitry in this block. This is also true for the IDENT block.
The transcript of FastScan running on the COUNTER block can be found in Appendix
B
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Statistics report
fault class

----------------------FU (ful 1)
----------------------OS (det_simulation)
-----------------------

test_coverage
fault_coverage
atpg_effectiveness

tttest_patte rns
ttsimulated_patterns
CPU_time (secs)

ttfaults
(coll.)

------46
------46
-------

100.00%
100.00%
100.00%

#faults
(total)

------56
------56

------100.00%
100. 00%
100. 00%
8

96
1 .4

Figure 30: FastScan report on the COUNTER block
Testability Analysis of the IDENT Block
The IDENT block is also a combinational circuitry. There is no special circuitry
behavior and scan information need to be set for running ATPG using FastScan.
The test patterns generated by FastScan for this block has a test coverage of 100%
and a fault coverage of 100%. No testability problem was found in the IDENT block
and the IDENT block was left the way it was.
A FastScan report file on the IDENT block is shown in Figure 31. The transcript of
FastScan running on the IDENT block can be found in Appendix B.

Testability Analysis and Testability desit:n of the STATE Block
The STATE block is a sequential circuitry with two D flip-flops. A FastScan report
file from the initial ATPG run on this block is shown in Figure 32.
The test coverage of the STATE block is only 24.44% before fault collapsing (A circuit contains a significant number of faults that behave identically to other faults. That
is, the test may identify a fault, but may not be able to distinguish it from another fault.
These faults are said to be equivalent, and the faults are therefore reduced to one equivalent fault in a process known asfault collapsing.). The large number of ATPG untest-
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Statistics report
fault class

----------------------FU (full)
----------------------OS (det_simulation)
-----------------------

test_coverage
fault_coverage
atpg_effectiveness

#faults
(coll.)
------77

------77

#faults
(total)
------170

------170

-------

-------

100.00%
100.00%
100.00%

100.00%
100. 00%
100. 00%

tttest_patte rns
ttsimulated_patterns
CPU_time (secs)

16

128
1. 3

Figure 31: FastScan report on the IDENT block

Statistics report
fault class

ttfaults
(coll.)

----------------------------FU (ful 1)
90
----------------------------OS (det_simulation)

PU (posdet_untestable)
TI (tied)
AU (atpg_untestable)

----------------------test_coverage
fault_coverage
atpg_effectiveness

15
3
2

70

-------

18. 75%
18.33%
100.00%

#faults
(total)

------180
------41

5

2
132

-------

24.44%
24.17%
100.00%

-------------------------------------------

#test_patte ms
#simulated_patterns
CPU_time (secs)

5

64

1.4

Figure 32: FastScan report on the STATE block
able faults in this block is the source of the low test coverage.
Due to the nature of the combinational ATPG algorithm used in FastScan, FastScan is
not able to set a desired value on the outputs of a memory element without using the
scan chain (FastScan has limited ability to deal with sequential circuitry without using
scan if the memory elements in the sequential circuitry meet certain requirements. This
feature is not discussed in this thesis). FastScan set the outputs of the non-scan mem-
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CLK

nonscan memory element
Figure 33: Example of ATPG untestable faults
ory element to unknown states. There are two D flip-flops in the STATE block. The outputs of these two D flip-flops were defined as unknown states by FastScan. These
unknown states blocked the sensitization paths of a number of other faults. As shown
in Figure 33, the fault effects of stuck-at 0 and stuck-at 1 faults on nodes A, B, C, and E
can not be observed at the observe point because of the sensitization paths of these
faults were blocked at gate G 1 by the unknown state of the Q output of the non scan
memory element. Since FastScan was not able to make the fault effects of these faults
be observable at the outputs of this block, these faults were identified as ATPG untestable faults. Figure 34 shows all the ATPG untestable faults within the STATE block
(little black box near a pin means there is an ATPG untestable fault on that pin.).
Scan design which is discussed in Chapter 3 can help us solve this problem. A full
scan circuitry was inserted in the STATE block.
Figure 35 shows the D flip-flops in the STATE block before and after scan insertion.

In this graph, signals dl and d2 are the normal system input data of D flip-flop dffl and
dff2, respectively, signal scan_en is the scan mode enable signal, signal scan_in is the
input of scan chain, and signal scan_out is the scan chain output. In normal system
operation, signal scan_en is hold low, so system data dl pass the multiplexer,

scan_muxl, and goes into the D input of dffl, while system data d2 pass the multiplexer scan_mux2 and goes into the D input of dff2. In this mode, the scan inserted cir-
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cuit behaviors exactly the same as the circuitry before scan insertion. The scan_en
signal is hold high during the scan mode. In the scan mode, signal scan_in passes
scan_muxl and goes into the data input of dffl, the output from dffl, scan_outl (which
is the same signal as qJ), passes the scan_mux2 and goes into the data input of dfj2, the
output of dfj2 is the scan output, scan_out. This path is shown in Figure 36 in dark line.
This path stitches dffl and djf2 together and makes it possible to load desired data to
the outputs of the two D flip-flops. This way, the STATE block can behave like a combinational circuitry during ATPG process.

before Scan
dl

d2

D Q

D Q

after scan insertion
ql

q2

..

~I

I

ql

ID

scat(_outl

elk , bCK

scan_en

Figure 35: dffs in STATE block before and after scan insertion
The scan inserted STATE block is captured in STATE_SCAN.
To run ATPG on the scan inserted design, a test procedure file is needed to inform
FastScan how to operate the scan chain. Figure 36 shows the content of the test procedure file.
This test procedure file has two procedures, shift and load_unload.
The shift procedure describes how to shift data one position down the scan chain, by
toggling the clock, forcing the scan input (setting a desired value on the scan input),
and strobing the scan output. The force_sci keyword defines the forcing of scan input.
The measure_sco keyword defines the strobing of the scan output. The forcing of scan
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input and the measuring of scan output should happen at time 0, then the scan shift
clock REQUEST goes to high at time 1, the scan shift clock REQUEST returns back to
low at time 2 to complete one shift of scan data.

II
II test procedure file for state_scan.

;II:Pu xi n Zhou.. April . 1995
procedure shift =
force_sci O;
measure_sco O;
force REQUEST 1 1;
force REQUEST 0 2;
end;
procedure load_unload =
force SCAN_EN 1 O;
force REQUEST 0 O;
force CLEAR 0 O;
apply shift 2 1;
end;

Figure 36: Test procedure file for the STATE_SCAN block
The load_unload procedure defines how to load and unload the scan chain in the scan
group. For loading the scan chain, we must force the circuit into the appropriate state
before the start of the shift sequence. This includes forcing the scan clocks, CLEAR
and REQUEST, to their off-state, logic 0, enabling the scan enable signal, scan_en, to
put the circuitry into scan mode. Then the shift procedure can be applied. Since there
are two memory elements in the scan chain, the shift procedure should be applied
twice.
After invoking FastScan on the STATE_SCAN block, scan information need to be
defined which includes defining the scan clocks and their off-states, defining scan
group and its test procedure file, and defining the scan chain with its scan input and
scan output. Details of the operations can be found in Appendix B.
The report file from FastScan is shown in Figure37. The test coverage is now 100%.
The testability design on the STATE block was successful.
There are two tied faults (Tl) in this block. This is shown in Figure38. Since the pre
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pins of these two flip-flops are tied to Vee, stuck-at 1 faults on these two pins can not be
detected, there are therefore classified as tied faults. These two stuck-at 1 faults will not
cause any functionality failure of our design.

Statistics report
fault class

----------------------FU (full)

----------------------DS (det_simulation)

DI (det_implication)
TI (tied)

----------------------test_coverage
fault_coverage
atpg_effectiveness

tttest_patte rns
#simulated_patterns
CPU_time (secs)

ttfaul ts
(coll.)
------106

------84
20
2

-------

100.00%
98.11%
100.00%

ttfaults
(total)

-------

202

------174
26
2

------100.00%
99.01%
100.00%
21
256
1. 6

Figure 37: FastScan report file for STATE_SCAN block

-L__I

Figure 38: Tied faults in the STATE_SCAN block
DI in Figure 37 stands for the detected by implication faults. These faults are located
on the scan chain which can be detected by loading and unloading the scan chain.
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Detected by implication faults in the STATE_SCAN block are shown in Figure 39.
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Figure 39: Detected by implication faults in the STATE_SCAN block
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Testability Analysis of the IT block
The IT block includes the STATE block, the COUNTER block, the IDENT block,
and some combinational logic. Since the STATE block, the COUNTER block, and the
IDENT block all had been identified as highly testable. A high test coverage on the IT
block was expected.
Since the STATE_SCAN block is the only block within the IT block that has scan circuitry, the scan setup on the IT block is exactly the same as that of the STATE_SCAN
block. The transcript of FastScan running on the IT block can be found in Appendix B.
Figure 40 shows the report file from FastScan for the IT block. The test coverage is
98.62% before fault collapsing. There are eight faults identified as ATPG untestable
faults in this block. Let's take a close look at these ATPG untestable faults to see
whether they are a real problem or not.

Statistics report
fault cl ass

ttfaults
(coll.)

ttfaults
(total)

-------

-----------------------

------351
-------

-----------------------

-------

-------

----------------------FU (full)

OS
DI
TI
AU

(det_simulation)
(det_implication)
(tied)
(atpg_untestable)

test_coverage
fault_coverage
atpg_effectiveness

321
20
2
8

97.71%
97.15%
100.00%

582

------546
26
2
8

98.62%
98.28%
100.00%

-------------------------------------------

tttest_patte ms
ttsimulated_patterns
CPU_time (secs)

46
288
2.4

Figure 40: FastScan report file for the IT block
The ATPG untestable faults in the IT blocks occur on the undriven inputs of the four
multiplexers. Figure 41 shows a pair of ATPG untestable faults on an undriven input
pin (13) of a multiplexer in the IT block. Both stuck-at 0 and stuck-at 1 were identified
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as ATPG untestable. Since these pins are not used anyway, these ATPG untestable
faults are not a problem at all.

ATPG untestable faults

....
I

Figure 41: A pair of ATPG untestable faults on an undriven input pin (13)
The two tied faults(TI) are from the STATE_SCAN block.

Testability Analysis of the ILU
The ILU has eight IT instances and some combinational logics. The scan chains from
different IT instances were stitched together to form a scan chain that links all the
memory elements in the ILU, thus desired data can be loaded to the outputs of any
memory elements inside the ILU by exercising this scan chain.
The scan shifting clock, REQUEST, will be uncontrollable from the CCM chip input
pins after the control unit is integrated with the ILU. This is because the REQUEST
signal will be generated by the control unit. This will make the scan chain useless. To
solve this problem, a multiplexer was added as shown in Figure 42. In normal system
operation mode, the multiplexer select signal, TEST_MODE, will be hold low to pass
the REQUEST signal from the control unit to the REQUEST input pins of the ITs. In
testing mode, the TEST_MODE will be hold low to pass the TEST_CLK to shift the
scan chain. Both the signals TEST_MODE and TEST_CLK should be directly accessible from the CCM chip (which means TEST_MODE and TEST_CLK should be CCM
chip input pins).
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TEST_MODE

REQUEST

TEST_CLK

signal goes to the REQUEST pirn
of the IT blocks

Figure 42: Illustration of the muxed REQUEST signal

The test procedure file for the scan chain in the ILU is shown in Figure 43. This test
procedure is pretty much the same as the test procedure file used in the STATE_SCAN
block. The differences are: the TEST_CLK signal is used instead of the REQUEST signal to shift the scan chain; the TEST_MODE signal should be hold high during the testing to pass through the TEST_CLK signal; and the shift procedure need to be applied
16 times since there are 16 state elements in the ILU.

jj the test procedure file for the ILL(J
II Lixin Zhou~ April~ 1995
II
procedure shift =
force_sci O;
measure_sco O;
force TEST_CLK 1 1;
force TEST_CLK 0 2;
end;
procedure load_unload =
force SCAN_EN 1 O;
force TEST_MODE 1 O;
force TEST_CLK 0 O;
force CLEAR 0 O;
apply shift 16 1;
end;
Figure 43: The test procedure file for the scan chain in the ILU

FastScan report file for the ILU is shown in Figure 44.
The test coverage for the ILU is 98.30% before faults collapsing. There are 70 ATPG
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untestable faults in the ILU. Since there are 8 ATPG untestable faults in each IT cell, 64
of them are from the eight IT cells in the ILU. Let's take a look at the other 6 ATPG
untestable faults. Figure 45 shows the location of these 6 ATPG untestable faults. There
is a stuck-at 1 ATPG untestable fault on the input pin TEST_MODE and a stuck-at 1
ATPG untestable fault on the select input of the TEST_MUX cell. During the testing,
the TEST_MODE is pin constraint to a constant 1, FastScan was not able to set a value
of 0 at these two nodes, therefore these two faults were identified as ATPG untestable
faults. Also because of the pin constraint on the TEST_MODE, the fault effects of both
the stuck-at 1 and stuck-at 0 faults on the REQUEST pin and the IO input pin of the
TEST_MUX cell are not able to pass the TEST_MUX to the observe points, therefore
they were identified as ATPG untestable faults. Although these six ATPG untestable
faults can not be detected by the FastScan test patterns, they can be definitely detected
by the functional testing on the CCM chip. Because when any of these faults happen,
the clock signal for the state machines will be hold, the state machines in side the
STATE blocks will not function at all.

Statistics report
fault class

ttfaults
(coll.)

-----------------------

-------

----------------------(det_simulation)

----------------------test_coverage

-------

FU (full)

OS
DI
TI
AU

(det_implication)
(tied)
(atpg_untestable)

fault_coverage
atpg_effectiveness

ttfaults
(total)

2586

-------

------4126
-------

2371
132
16
67

3874
166
16
70

97.39%
96.79%
100. 00%

------98.30%
97.92%
100. 00%

------------------------------------------tttest_patte rns
144

ttsimulated_patterns
CPU_time (secs)

480
9.0

Figure 44: FastScan report file for the ILU
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Now, we can claim that all the single stuck-at fault in the ILU that might cause functional failures (remember, untestable faults do not cause functional failure) can be
detected.

Figure 45: ATPG untestable faults in the ILU
A copy of test patterns for detecting single stuck-at faults in the ILU is located in the
/u/mperkows/ccm on the EE computer system of Portland State University.

5.3.5 Test Coverage Comparison
It is interesting to compare the test coverage on the ILU with and without scan circuitry. FastScan report on ILU without scan design is shown in Figure 46. We can see
that the test coverage of ILU jumps from 67. 94% to 98.30% at the cost of 17 2-to-1
multiplexers (two 2-to-1 multiplexers in each IT cell plus the one 2-to-1 multiplexer
which is used to select between the REQUEST signal and the TEST_CLK signal).

5.3.6 An Overview of Testability Design and Analysis on the CCM
This section discusses how to integrate a scan inserted ILU with a scan inserted control unit to obtain a highly testable CCM.
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Statistics report
fault cl ass

----------------------FU (ful 1)

----------------------(det_simulation)

OS
PU
TI
AU

(posdet_untestable)
(tied)
(atpg_untestable)

-----------------------

test_coverage
faul t_coverage
atpg_effectiveness

t*faults
(coll.)

ttfaul ts
(total)

1769
9
16
792

2780
25
16
1305

------2586
-------

------4126
-------

-------

-------

69.01%
68.58%
100.00%

67.94%
67.68%
100.00%

------------------------------------------tttest_patte ms
ttsimulated_patterns
CPU_time (secs)

119
480
8.8

Figure 46: FastScan report file on ILU without scan design

The control unit of the CCM is basically a state machine. It will have testability problems using FastScan without scan insertion. The mux-scan scan insertion method used
in the STATE block can be applied in the testability design of the control unit. The
integration of the scan inserted ILU and a scan inserted control unit is illustrated in Figure 47 (system signals are not shown in this graph). The scan chains inside the control
unit and the ILU are stitched together to form one scan chain for the CCM as highlighted in the graph. When in test mode, signal test_mode and scan_en should be hold
high, same scan shifting clock should be applied to both elk and the test_clk inputs of
the CCM. With the testability design strategies described here, a highly testable CCM
can be expected.

5.4 Verification of the Design's Functionality after Scan Insertion
It is important to reverify a design's functionality and timing after scan circuitry has
been inserted. The inserted scan circuitry might have changed the design's functional-

116

ILU
test_mode
test_elk

CCM
Figure 47: ILU and CU scan circuitry integration
ity unintentionally, especially when the scan circuitry was inserted manually. The
inserted scan circuitry also might have introduced extra gate delay (like the scan_mux
that was added in the STATE_SCAN block), added extra gate loading capacitance and
wire delay of some critical paths in the design.
There are two ways to reverify the functionality. One is using the commercial available formal verification tools which formally compare the functionality of the design
before and after the scan insertion. The other is to rerun the functional test vectors on
the scan inserted design.
The only way to verify the timing is to rerun the functional test with timing and also
use statistic timing analysis tools (like QuickPath from Mentor Graphics) to analyze
the critical paths after the scan insertion.
In our case, since the timing files of the netlist primitives are not available, running
functional test with timing can not be performed. It should be performed after a specific
VLSI technology has been selected to manufacture the CCMs.
Functional test was performed on the scan inserted ILU. The test cases used were the
same as those discussed in section 5.2. The scan inserted ILU passed the functional
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test successfully.

5.5 Generation of a VHDL Model for the ILU
A VHDL model of the scan inserted ILU was generated by using VHDLWriter from
Mentor Graphics.
This VHDL model is a structural description of the ILU in VHDL format. It includes
the structural descriptions of all the subcomponents used in the ILU. It can be used as a
documentation of the ILU structure in VHDL. A copy of the VHDL model can be
found in /u/mperkows/ccmNHDL on the EE computer system of Portland State University.

CHAPTER VI

CONCLUSIONS AND FUTURE WORK

A machine based on a new architecture in which the data path has been designed to
execute operations of "cube calculus", an algebraic model popularly used in the processing and minimization of Boolean functions, is presented in this thesis.
This machine, CCM, can execute logic operations in high-level formal systems in a
real-time fashion. The CCM targets applications in logic minimization, logic synthesis,
pattern recognition, and image processing. It can be implemented as a co-processor to a
host computer or as a hardware accelerator.
The first version of the CCM, CCM 1, was proposed by Kida and Dr. Marek
Perkowski. Designing a machine which can efficiently execute all cube calculus operations has been a project of Dr. Marek Perkowski 's research group for years. The author
of this thesis was actively involved in this project. His contributions to the CCM
project are outlined below as a conclusion of this thesis.
•

Jointly designed a CCM2, one version of the CCM described in this thesis, as a
member of group in Dr. Marek Perkowski's Computer Architecture for Robotics
and Artificial Intelligence courses. The CCM2 is a much improved version of the
CCM 1. CCM2 introduced the following new concepts to the logic machines: ( 1)
Relations and operators can be arbitrary (programmable) functions of input variables. This allows us to create an extremely large number of logic operations by
combining basic operators. (2) While CCMl execute only set-theoretical operations on literals, CCM2 introduces simple and complex symbols, as an intermediate
level between bits and variables. This allows to realize arbitrary truly multiple-valued logic and to deal with the literals being various kinds of numbers. CCM2 can
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also deal with data such as: number intervals, symbolic predicates, associative
tuples, and multiple-valued multiple-output relations. These capabilities greatly
expand its semantics and the range of potential applications. (3) The CCM2
machine is microprogrammed to make the best use of the above property. (4)
CCM2 is a general-purpose computer. It belongs to a superset of standard arithmetic computers, string matching computers, associative processors and long-word
computer. Mainly, the author designed the control block of the IT cell, the iterative
signals between ITs, and part of the control unit.
•

Designed testing circuitry for functionality testing of a FPGA based CCM.

•

Captured, simulated the CCM2 using Mentor Graphics Electronic Design Automation tools. Since Mentor Graphics EDA tools are installed and supported in the EE
computer system of Portland State University, learning, exercising, and expanding
of the CCM will be much easier for other students. The QuickSim II simulation setups of various cube calculus operations have been created and saved in force files.
By executing a cube calculus force file within QuickSim II, the lists and wave
forms of the input and output signals of that cube calculus operation can be displayed on the screen automatically. This makes learning and verifying cube calculus operations much more intuitive.

•

Proposed a novel testability design and testability analysis approach, the bottom-up
approach. This approach makes the testability design and analysis of a design more
efficient, especially for large designs. This bottom-up approach was used in the
testability design and analysis of the CCM.

•

Performed testability analysis and testability design of the ILU. Testability problems within the ILU were identified. Full-scan design was inserted into the original
design. The test coverage of the ILU was increased from 67 .94% to 98.30% at the
cost of 17 2-to-1 multiplexers.

•

Discussed the testability analysis and design method of the CCM (including the
control unit and the ILU). Testability design methods and strategies of the control
unit and the CCM were given.
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•

Created a VHDL model of the scan inserted ILU.

•

Wrote an introduction to basic test theory and design-for-test concepts. This introduction covers all the design-for-test concepts and strategies used in the testability
design and analysis of the ILU. This makes this thesis self-sufficient for other students who intend to use this thesis as a reference to do the testability design and
analysis of the CCM control unit.
The electronic design of the ILU and other related materials are saved in /u/

mperkows/ccm on the EE computer system of Portland State University.

Suggestions are given here for future work on the CCM design:
•

Functionality design of the control unit.

•

Testability design and analysis of the control unit. The testability design and analysis methods which can be used on the control unit are well explained in this thesis.

•

Generating test vectors for the CCM. FastScan can be used to generate test vectors.

•

Timing verification of the CCM by using timing files of the netlist primitives from
an ASIC vendor.

•

Physical design of the CCM and timing reverification. Physical design approach
can be chosen from standard cell approach and full customer approach.
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APPENDIXB

FASTSCAN LOG FILES

15 sunburn% fastscan counter -lib dft_stuff/genlib.atglib -nogui

II FastScan YB.4_1.17
Fri Sep 30 23:09:40 PDT 1994
II
II Falcon Framework v8.4_1.1 Wed May 25 17:42:40 POT 1994
II
II Mentor Graphics software executing under Sun SPARC SunOS.
II
II Compiling library
II Reading EDOM •..

SETUP> set system mode ATPG
II Flattening netlist ...
II Flattening process completed. user_gates=4 sim_gates=14 Pis=S POS=4.
II --------------------------------------------------------------------------11 Begin circuit learning analyses.
II --------------------------------------------------------------------------11 Equivalent gates=O classes=O CPU time=o.oo sec.
II Learning completed. implications=O. tied_gates=O. CPU time=0.00 sec.
II --------------------------------------------------------------------------11 Begin scan chain identification process. memory elements = o.
II --------------------------------------------------------------------------// Circuit has no memory elements.
ATPG> add faults -all
ATPG> run
II -----------------------------------------------------------------------11 Simulation performed for ttgates = 14 ttfaults = 56
II system mode = ATPG
pattern source = internal patterns
II -----------------------------------------------------------------------// ttpatterns test
ttfaults ttfaults
tt eff.
tt test
process
II simulated coverage in list detected patterns patterns CPU time
II begin random patterns: capture clock = none. observe point = REG_PO
II 32
96.43%
2
54
6
6
o.oo sec
II 64
100.00%
o
2
2
8
0.00 sec
ATPG> report statistics
Statistics report
fault cl ass

ttfaults
Ccol 1.)

ttfaul ts
(total)

fault_coverage
atpg_effectiveness

100.00%
100.00%

100.00%
100.00%

------- ----------------------------FU (full)
46
56
----------------------------------OS (det_simulation)
46
56
------- ----------------------------test_coverage
100.00% 100. 00%
tttest_patte rns
tts1mulated_patterns
CPU_time (secs)

8

96
1.2

ATPG> save patterns results/counter.patterns
ATPG> exit

Figure 54: the COUNTER block log file
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15 sunburn% fastscan ident -lib dft_stuff/genlib.atglib -nogui
II FastScan v8.4_1.17
Fri Sep 30 23:09:40 PDT 1994

II
II Falcon Framework vB.4_1.1 wed May 25 17:42:40 PDT 1994
II
II Mentor Graphics software executing under Sun SPARC Sunos.
II Compiling library
II Reading EDOM ...
SETUP> set system mode ATPG
II Flattening netlist ...
II Flattening process completed. user_gates=O sim_gates=37 Pis=B POs=5.
II --------------------------------------------------------------------------11 Begin circuit learning analyses.
II --------------------------------------------------------------------------11 Equivalent gates=2 classes=1 CPU time=0.00 sec.
II Learned gate functions: ttMUXs=3
II Learning completed. implications=21, tied_gates=O. CPU time=0.00 sec.
II --------------------------------------------------------------------------11 Begin scan chain identification process. memory elements = O.
II --------------------------------------------------------------------------// Circuit has no memory elements.
ATPG> add faults -all
ATPG> run

II
II
II
11
II
II

------------------------------------------------------------------------

11 Simulation performed for ttgates = 37 ttfaults = 170
system mode = ATPG

pattern source = internal patterns

------------------------------------------------------------------------

ttpatterns test
ttfaults ttfaults
tt eff.
tt test
process
simulated coverage in list detected patterns patterns CPU time
begin random patterns: capture clock= none. observe point = REG_PO
II
32
91 . 18%
15
155
11
11
o. oo sec
II
64
94. 71 %
9
6
2
13
O. 00 sec
II 96
100.00%
O
9
3
16
0.00 sec
ATPG> report statistics
Statistics report
fault cl ass

----------------------FU (full)
----------------------OS (det_simulation)
----------------------test_coverage
faul t_coverage
atpg_effectiveness

tttest_patterns
ttsimulated_patterns
CPU_time (secs)

ttfaul ts
(coll.)

------77

------77

ttfaul ts
(total)

-------

170

-------

170

-------

-------

100.00%
100.00%
100.00%

100.00%
100.00%
100.00%
16
128
1. 3

ATPG> save patterns results/ident.patterns
ATPG> exit

Figure 55: the !DENT block log file
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15

sunburn% fastscan-stite -lib dft_stuff/genlib.atglib -nogui

II FastScan Y8.4_1.17
Fri Sep 30 23:09:40 PDT 1994
II Falcon Framework v8.4_1.1 Wed May 25 17:42:40 PDT 1994
II Mentor Graphics software executing under Sun SPARC SunOS.
II Compiling library ...
II Reading EDOM ...
SETUP> set system mode ATPG
II Flattening netlist ...
II Flattening process completed. user_gates=2 sim_gates=44 Pis=7 POs=4.
II --------------------------------------------------------------------------11 Begin circuit learning analyses.
II --------------------------------------------------------------------------11 Equivalent gates=2 classes=1 CPU time=0.00 sec.
II Learned gate functions: nMUXs=2
II Learning completed. implications=17. tied_gates=3. CPU time=0.00 sec.
II --------------------------------------------------------------------------11 Begin scan chain identification process. memory elements = 2.
II --------------------------------------------------------------------------11 Warning: 2 non-scan memory elements converted to TIE-X gates. (D5)
II --------------------------------------------------------------------------11 Begin scan clock rules checking.
II --------------------------------------------------------------------------// O scan clock/set/reset lines haYe been identified.
ATPG> add faults -all
ATPG> run
II -----------------------------------------------------------------------11 Simulation performed for #gates = 44 #faults = 50
II system mode = ATPG
pattern source = internal patterns

II -----------------------------------------------------------------------nfaults nfaults
# eff.
#test
process
II simulated coverage in list detected patterns patterns CPU time

11 npatterns test

II begin random patterns: capture clock= none~ observe point = REG_PO
II 32
24.44%
9
41
5
5
0.00 sec
II deterministic ATPG invoked with abort limit = 30
II ---------------0.00 sec
ATPG> report statistics

Statistics report
fault class

----------------------FU (full)
----------------------DS (det_simulation)

#faults
(coll.)

#faults
(total)

------90
-------

------180
-------

----------------------- -------

-------

PU (posdet_untestable)
TI (tied)
AU Catpg_untestable)
test_coverage
fault_coverage
atpg_effectiveness

15
3
2
70

1B.75%
18. 33%
100.00%

41
5
2
132

24.44%
24.17%
100. 00%

------------------------------------------#test_patterns
#simulated_patterns
CPU_time (secs)

5
64

1.4

ATPG> save patterns results/state.patterns
ATPG> exit

Figure 56: the STATE block log file
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15 sunburn% fastscan state_scan -lib dft_stuff/genlib.atglib -nogui
II Reading EDOM ...
SETUP> dofile dft_stufflstate_scan.do
II command: add clocks O clear request
II command: add scan group g1 dft_stufflstate_scan.g1
II command: add scan chain c1 g1 scan_in scan_out
II command: set system mode ATPG
II Flattening netlist ...
II Flattening process completed. user_gates=4 sim_gates=49 Pls=9 POs=5.

II
II
11
II
II
II
11
II
11
II
II
II
11

11

II
11
II
II
II
II
II

--------------------------------------------------------------------------Begin circuit learning analyses.
--------------------------------------------------------------------------Equivalent gates=2 classes=1
CPU time=0.00 sec.
Learned gate functions: ttMUXs=2
Learning completed. implications=17. tied_gates=3. CPU time=0.00 sec.

-----------------------------------------------------------------------------------------------------------------------------------------------------

Begin scan chain identification process. memory elements = 2.
Reading group test procedure file dft_stuff/state_scan.g1.
Simulating load/unload procedure in g1 test procedure file.
Chain = c1 successfully traced with scan_cells = 2.

--------------------------------------------------------------------------Begin scan clock rules checking.

---------------------------------------------------------------------------

2 scan clock/set/reset lines have been identified.
All scan clocks successfully passed off-state check.
All scan clocks successfully passed capture ability check.
Capture clock is set to REQUEST.
command: add faults -all
command: run
II -----------------------------------------------------------------------11 Simulation performed for #gates = 49 #faults = 174
II system mode = ATPG
pattern source = internal patterns

II ------------------------------------------------------------------------

11
II
II
II
II
/I
II
II
II

#patterns test
#faults #faults
tt eff.
tt test
process
simulated coverage in list detected patterns patterns CPU time
begin random patterns: capture clock• /REQUEST. observe point • MASTER
begin random patterns: capture clock= /CLEAR. observe point = MASTER
begin random patterns: capture clock= none. observe point = MASTER
192
99. 50%
1
7
2
20
O. 02 sec
deterministic ATPG invoked with abort limit = 30
256
100.00%
0
1
1
21
0.02 sec
command: report statistics
Statistics report

fault class

----------------------FU (ful 1)

----------------------DS (det_simulation)

DI Cdet_implication)
TI (tied)

----------------------test_coverage
fault_coverage
atpg_effectiveness

tttest_patterns
ttsimulated_patterns
CPU_time (secs)

#faults
(coll.)

-------

106

#faults
(total)

-------

202

-------

-------

-------

-------

84
20
2

100.00%
98.11%
100.00%

174
26
2

100.00%
99.01%
100.00%
21
256
1. 6

ATPG> save patterns results/state_scan.patterns
ATPG> exit

Figure 57: the STATE_SCAN block log file
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15 sunburn% fastscan it_scan -lib dft_stufflgenlib.atglib -nogui
SETUP> dofile dft_stufflit_scan.do
II command: add clocks 0 clear request
II command: add scan group g1 dft_stuff/state_scan.g1
II command: add scan chain c1 g1 scan_in scan_out
II command: set system mode ATPG
II Flattening netlist .•.
II Flattening process completed. user_gates=9 sim_gates=191 Pis=37 POs=11.

II
II
11
II
II
II
11
II
//
II
II
II
11
II
11
II
II
II
II
II
II
11
II
II
11
II
II

-----------------------------------------------------------------------------------------------------------------------------------------------------

11 Begin circuit learning analyses.

Equivalent gates=6 classes=3 CPU time=0.00 sec.
Learned gate functions: "MUXs•5
Learning completed. implications=46. tied_gates=3. CPU time=0.02 sec.

--------------------------------------------------------------------------Begin scan chain identification process. memory elements = 2.
---------------------------------------------------------------------------

Reading group test procedure file dft_stuff/state_scan.g1.
Simulating load/unload procedure in g1 test procedure file.
Chain = c1 successfully traced with scan_cells = 2.

--------------------------------------------------------------------------Begin scan clock rules checking.
--------------------------------------------------------------------------2 scan clock/set/reset lines have been identified.
All scan clocks successfully passed off-state check.
All scan clocks successfully passed capture ability check.
Capture clock is set to REQUEST.
command: add faults -all
command: run

------------------------------------------------------------------------

Simulation performed for ttgates = 191 ttfaults = 546
system mode = ATPG
pattern source = internal patterns

------------------------------------------------------------------------

"patterns test
#faults #faults
# eff.
#test
process
simulated coverage in list detected patterns patterns CPU time
begin random patterns: capture clock = /REQUEST. observe point = MASTER
II begin random patterns: capture clock = /CLEAR. observe point = MASTER
II begin random patterns: capture clock = none. observe point = MASTER
II 256
98.62%
o
7
3
46
0.02 sec
II command: report statistics
Statistics report
fault class

----------------------FU (full)
-----------------------

DS
DI
TI
AU

(det_simulation)
(det_implication)
(tied)
(atpg_untestable)

----------------------test_coverage
fault_coverage
atpg_effectiveness

"faults
(coll.)

------351

------321
20
2
8

#faults
(total)

------582
------546

26
2
8

-------

-------

100. 00%

100. 00%

97.71%
97 .15%

98.62%
98.28%

------------------------------------------#te s t_p atte rns
46
#simulated_patterns
CPU_time (secs)

288
2.4

ATPG> save patterns resultslit_scan.patterns
ATPG> exit

Figure 58: the IT_SCAN block log file
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15 sunburn% fastscan ilu -lib dft_stuff/genlib.atglib -nogui
SETUP> dofile dft_stufflilu.do
II command: add clocks o clear test_clk
II command: add scan group g1 dft_stuff/ilu.g1
II command: add scan chain c1 g1 scan_in scan_out
II command: add pin constraint test_mode c1
II command: set system mode ATPG
II Flattening netlist ...
II Flattening process completed. user_gates=73 sim_gates=1247 Pis=81

II
11
II
11
II
II
II
11
II
11
II
II
II
11
II
11
II
II
II
II
II

POs=25.

--------------------------------------------------------------------------Begin circuit learning analyses.
---------------------------------------------------------------------------

Equivalent gates=48 classes=24 CPU time=0.07 sec.
Learned gate functions: ttHUXs=40
Learning completed. implications=368. tied_gates=17. CPU time=0.08 sec.

--------------------------------------------------------------------------Begin scan chain identification process. memory elements = 16.
---------------------------------------------------------------------------

Reading group test procedure file dft_stufflilu.g1.
Simulating load/unload procedure in g1 test procedure file.
chain = c1 successfully traced with scan_cells = 16.

--------------------------------------------------------------------------Begin scan clock rules checking.
---------------------------------------------------------------------------

2 scan clock/set/reset lines have been identified.
All scan clocks successfully passed off-state check.
All scan clocks successfully passed capture ability check.
Capture clock is set to TEST_CLK.
command: add faults -all
command: run
II -----------------------------------------------------------------------11 Simulation performed for ttgates = 1247 ttfaults = 3874
II system mode = ATPG
pattern source = internal patterns

II ------------------------------------------------------------------------

11 ttpatterns test
ttfaults ttfaults
tt eff.
tt test
process
II siMulated coverage in list detected patterns patterns CPU time
II begin random patterns: capture clock= /TEST_CLK. observe point = MASTER
II begin random patterns: capture clock= /CLEAR. observe point = MASTER
II begin random patterns: capture clock= none. observe point = MASTER
II deterministic ATPG invoked with abort limit = 30
II 480
98.30%
O
7
1
144
0.18 sec
II command: report statistics
Statistics report

fault cl ass

----------------------FU (full)
-----------------------

DS
DI
TI
AU

(det_simulation)
(det_implication)
(tied)
(atpg_untestable)

----------------------test_coverage
fault_coverage
atpg_effectiveness

ttfaults
(coll.)

-------

2586

ttfaul ts
(total)

-------

4126

-------

-------

2371

3874
166
16
70

132

16
67

-------

97.39%
96.79%
100.00%

-------

98.30%
97.92%
100. 00%

------------------------------------------tttest_patterns
ttsimulated_patterns
CPU_time (secs)

144
480
9.0

ATPG> save patterns resultslilu.patterbs
ATPG> exit

Figure 59: the ILU block log file

